Andrew Doran wrote:
- tlb or cache coherency bug
I think this is a common issue on R10k. Rafal, is yours an R10k or R5k? Cheers, Jared