Port-arm archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: 7.1 on Beaglebone Black - Things I Hope are Fixed

> On Jul 31, 2017, at 12:00 AM, Harold Gutch <logix%foobar.franken.de@localhost> wrote:
> On Sat, Jul 29, 2017 at 05:39:35PM -0700, Henry B (Hank) Hotz, CISSP wrote:
>> The sysinst program does not (cannot?) install the binary or source versions of the package system. Since the URLs contain a lot of %hex characters I didn?t try to debug this.
> Hard to say what went wrong here, percent-encoding has been around for
> 23 years now (originally defined in RFC 1630) and is valid even for
> URLs consisting purely of "normal" 7-bit ASCII characters.  It might
> help if you provided the error message and the URL that failed.

I only meant it obscured things, not that it was wrong. It may have obscured an incorrect path, or simply been a red herring. 

>> Finally, I thought I?d try the latest 8.0 prerelease version, but what I seem to have gotten is a prerelease version of 9.0 (8.99.1). The FAQ suggests it ought to be something like ?NetBSD-8.0_RCx?, but the ?.? is apparently a no-no.
> That sounds as if you installed HEAD instead of netbsd-8, but it's
> hard to guess without knowing what exactly you downloaded.

There are multiple descriptions of how to download the sources. I followed one which said to use the -A cvs option. I tried to build it anyway, but the build bombed. (Also there was a problem with several usr.bin directories having the CVS files in subdirectories so the ‘rm -f’ clean operations would fail. Manually deleting them would allow the build to continue, but I figured I was already off the reservation when the next failure happened.)

I then went back and downloaded the release 8 tarballs since I couldn’t figure out what the release tag was. It built fine, but when I loaded up the install kernel it failed during boot. (This is the gzipped uboot kernel in the object directory, not a labeled one based off what was put in the release directory.) Did someone add code to disable the watchdog timer and blow an alignment? I don’t know what to do in the kernel debugger, but maybe this is helpful.

U-Boot 2014.04-00014-g47880f5 (Apr 22 2014 - 13:23:54)

I2C:   ready
DRAM:  512 MiB
NAND:  0 MiB
*** Warning - readenv() failed, using default environment

Net:   <ethaddr> not set. Validating first E-fuse MAC
cpsw, usb_ether
Hit any key to stop autoboot:  0 
U-Boot# load mmc 1:1 0x82000000 netbsd8_install.ub
reading netbsd8_install.ub
8474772 bytes read in 522 ms (15.5 MiB/s)
U-Boot# bootm
## Booting kernel from Legacy Image at 82000000 ...
   Image Name:   NetBSD/beagle 8.0_BETA
   Image Type:   ARM NetBSD Kernel Image (uncompressed)
   Data Size:    8474708 Bytes = 8.1 MiB
   Load Address: 80300000
   Entry Point:  80300000
   Verifying Checksum ... OK
   Loading Kernel Image ... OK
## Transferring control to NetBSD stage-2 loader (at address 80300000) ...

uboot arg = 0x9f62afe0, 0, 0x9f79d9db, 0x9f79d9db
[ Kernel symbol table missing! ]
Copyright (c) 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005,
    2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017
    The NetBSD Foundation, Inc.  All rights reserved.
Copyright (c) 1982, 1986, 1989, 1991, 1993
    The Regents of the University of California.  All rights reserved.

NetBSD 8.0_BETA (BEAGLEBONE_INSTALL) #0: Sun Jul 30 02:38:50 PDT 2017
total memory = 512 MB
avail memory = 495 MB
sysctl_createv: sysctl_create(machine_arch) returned 17
timecounter: Timecounters tick every 10.000 msec
mainbus0 (root)
cpu0 at mainbus0 core 0: 1000 MHz Cortex-A8 r3p2 (Cortex V7A core)
cpu0: DC enabled IC enabled WB disabled EABT branch prediction enabled
cpu0: 32KB/64B 4-way L1 VIPT Instruction cache
cpu0: 32KB/64B 4-way write-back-locking-C L1 PIPT Data cache
cpu0: 256KB/64B 8-way write-through L2 PIPT Unified cache
vfp0 at cpu0: NEON MPE (VFP 3.0+), rounding, NaN propagation, denormals
obio0 at mainbus0 base 0x44c00000-0x44ffffff: On-Board IO
prcm0 at obio0 addr 0x44e00000-0x44e01fff: Power, Reset and Clock Management
sitaracm0 at obio0 addr 0x44e10000-0x44e11fff: control module, rev 1.0
sitaracm0: AM3359 Silicon Revision 2.0: 0x20ff0383<ICSS,CPSW,DCAN,ICSS_FEA EtherCAT functionality=0>
obio1 at mainbus0 base 0x48000000-0x48ffffff: On-Board IO
omapicu0 at obio1 addr 0x48200000-0x48200fff intrbase 0
omapgpio1 at obio1 addr 0x4804c000-0x4804cfff
gpio1 at omapgpio1: 32 pins
omapgpio2 at obio1 addr 0x481ac000-0x481acfff
gpio2 at omapgpio2: 32 pins
omapgpio3 at obio1 addr 0x481ae000-0x481aefff
gpio3 at omapgpio3: 32 pins
obio2 at mainbus0 base 0x4a000000-0x4affffff: On-Board IO
gpmc0 at mainbus0 base 0x50000000: General Purpose Memory Controller, rev 6.0
gpmc0: CS#0 valid, addr 0x08000000, size 256MB
edma0 at mainbus0 base 0x49000000-0x490fffff
tiotg0 at mainbus0 base 0x47400000-0x47404fff: TI dual-port USB controller: version v1.0.0.13
motg0 at tiotg0 port 0: 0x4ea20800 version v0.0.0
motg0: Dynamic FIFO sizing detected, assuming 16Kbytes of FIFO RAM
usb0 at motg0: USB revision 2.0
motg1 at tiotg0 port 1: 0x4ea20800 version v0.0.0
motg1: Dynamic FIFO sizing detected, assuming 16Kbytes of FIFO RAM
usb1 at motg1: USB revision 2.0
com0 at obio0 addr 0x44e09000-0x44e09fff intr 72: OMAP UART, working fifo
com0: console
omapgpio0 at obio0 addr 0x44e07000-0x44e07fff
gpio0 at omapgpio0: 32 pins
tiiic0 at obio0 addr 0x44e0b000-0x44e0bfff intr 70: rev 0.11, scheme 1
tiiic0: 32-bytes FIFO
iic0 at tiiic0: I2C bus
seeprom0 at iic0 addr 0x50: AT24Cxx or compatible EEPROM: size 32768
tps65217pmic0 at iic0 addr 0x24: TPS65217C Power Management Multi-Channel IC (rev 1.2)
tps65217pmic0: power sources [USB] max 1800 mA, AC max 2500 mA
tps65217pmic0: [LDO1: 1800 mV] [LDO2: 3300 mV] [LDO3: 1800 mV] [LDO4: 3300 mV] [DCDC1: 1500 mV] [DC 
omapdmtimer1 at obio0 addr 0x44e31000-0x44e31fff intr 67: DMTIMER1ms
omapwdt32k0 at obio0 addr 0x44e35000-0x44e35fff: rev 0.1
sdhc0 at obio1 addr 0x48060000-0x48060fff intr 64: SDHC controller
sdhc0: EDMA tx channel 24, rx channel 25
sdhc0: SDHC 2.0, rev 49, platform DMA, 96000 kHz, HS 1.8V 3.0V, 1024 byte blocks
sdmmc0 at sdhc0 slot 0
sdhc1 at obio1 addr 0x481d8000-0x481d8fff intr 28: SDHC controller
sdhc1: EDMA tx channel 2, rx channel 3
sdhc1: SDHC 2.0, rev 49, platform DMA, 96000 kHz, HS 1.8V 3.0V, 1024 byte blocks
sdmmc1 at sdhc1 slot 0
omapdmtimer0 at obio1 addr 0x48040000-0x48040fff intr 68: DMTIMER2
omapdmtimer2 at obio1 addr 0x48044000-0x48044fff intr 92: DMTIMER4
trng0 at obio1 addr 0x48310000-0x48311fff intr 111
cpsw0 at obio2 addr 0x4a100000-0x4a107fff intrbase 40: TI Layer 2 3-Port Switch
cpsw0: Ethernet address 90:59:af:5b:3f:3f
ukphy0 at cpsw0 phy 0: OUI 0x00800f, model 0x000f, rev. 1
ukphy0: 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, auto
timecounter: Timecounter "clockinterrupt" frequency 100 Hz quality 0
Fatal kernel mode data abort: 'External Non-Linefetch Abort (S)'
trapframe: 0x80e61e98
FSR=00001808, FAR=e2331010, spsr=60000113
r0 =00000000, r1 =e2331000, r2 =00000010, r3 =00000002
r4 =000003e8, r5 =9ff98160, r6 =80310c34, r7 =00000002
r8 =80b15cdc, r9 =9f62af28, r10=87ffc01b, r11=80e61f04
r12=80e61f08, ssp=80e61ee8, slr=803056ec, pc =80310c34

Stopped in pid 0.1 (system) at  netbsd:generic_bs_w_4:  str     r3, [r1, r2]
db> bt
0x80e61f04: netbsd:dmt_reset+0x10
0x80e61f2c: netbsd:cpu_initclocks+0xc8
0x80e61f94: netbsd:initclocks+0x48
0x80e61fec: netbsd:main+0x248
0x80e61ffc: netbsd:kernel_text+0x50

>  Harold

Personal email.  hbhotz%oxy.edu@localhost

Home | Main Index | Thread Index | Old Index