Re: merge for gt(4) and Marvell SoC

[KIYOHARA Takashi <kiyohara%kk.iij4u.or.jp@localhost>]

Hi! all,


I put newer patch.

  ftp://ftp.netbsd.org/pub/NetBSD/misc/kiyohara/orion_nas/marvell-20091006.diff
  
ftp://ftp.netbsd.org/pub/NetBSD/misc/kiyohara/orion_nas/marvell-20091006.tar.gz


1. Most SoC peripheral devices were moved to sys/dev/marvell from sys/arch/
   arm/marvell.  However, you might still find the strings 'evbarm' and
   'orion'.  These will be removed in the future. 

2. The pic of powerpc(sys/arch/powerpc/pic) was corrected so that we might
   use pic_discovery.  This might be a problem that should be discussed
   with port-powerpc@ or tech-kern@.

3. Moreover, EV64260 has the possibility that idmac with dmover(9) can be
   used.  However, because I do not have EV64260, it is not possible to
   test. 


Next, I will merge MV64361(DiscoveryII) of PegasosII(ofppc).  My mvgbe
will work on PegasosII.
# However, my PegasosII is strange... X-<

Thanks,
--
kiyohara

Copyright (c) 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005,
    2006, 2007, 2008, 2009
    The NetBSD Foundation, Inc.  All rights reserved.
Copyright (c) 1982, 1986, 1989, 1991, 1993
    The Regents of the University of California.  All rights reserved.

NetBSD 5.99.20 (KUROBOX_PRO) #1: Sun Oct 11 23:06:42 JST 2009
        
lance%greed.sins.soum.co.jp@localhost:/usr/src/sys/arch/evbarm/compile/KUROBOX_PRO
total memory = 128 MB
avail memory = 120 MB
timecounter: Timecounters tick every 10.000 msec
mainbus0 (root)
cpu0 at mainbus0: ARM926EJ-S rev 0 (ARM9EJ-S core)
cpu0: DC enabled IC enabled WB enabled EABT branch prediction enabled
cpu0: 32KB/32B 1-way Instruction cache
cpu0: 32KB/32B 1-way write-back-locking-C Data cache
mvsoc0 at mainbus0: Marvell MV88F5182 SoC Rev. A0 Orion1
mvsoc0: CPU Clock 400.000 MHz  SysClock 200.000 MHz  TClock 166.664 MHz
oriontmr0 at mvsoc0 offset 0x20300-0x203ff: Marvell Orion Timer
oriongpp0 at mvsoc0 offset 0x10100-0x101ff: Marvell Orion General Purpose I/O 
Port Interface
oriongpp0:   Data Out:                  0x00000000
oriongpp0:   Data Out Enable Control:   0xfc01000c
oriongpp0:   Data Blink Enable:         0x00000000
oriongpp0:   Data In Polarity:          0x00000000
oriongpp0:   Data In:                   0x00000004
oriongpp0:   Data Interrupt Cause:      0x00000008
oriongpp0:   Data Interrupt Mask:       0x00000000
oriongpp0:   Data Interrupt Level Mask: 0x00000000
gpio0 at oriongpp0: 32 pins
com0 at mvsoc0 offset 0x12000 irq 3: ns16550a, working fifo
com0: console
com1 at mvsoc0 offset 0x12100-0x1211f irq 4: ns16550a, working fifo
mvsata0 at mvsoc0 offset 0x80000-0x87fff irq 29: Marvell Serial-ATA Host 
Controller (SATAHC)
mvsata0: GenIIe, 1hc, 2port/hc
atabus0 at mvsata0 channel 0
atabus1 at mvsata0 channel 1
ehci0 at mvsoc0 offset 0x50000-0x51fff irq 17: Marvell Orion USB 2.0 Interface
ehci0: EHCI version 1.0
usb0 at ehci0: USB revision 2.0
mvpex0 at mvsoc0 offset 0x40000-0x41fff irq 11: Marvell PCI Express Interface
mvpex0: pci bus configuration failed: 1
pci0 at mvpex0
pci0: i/o space, memory space enabled
pchb0 at pci0 dev 0 function 0
mvgbe0 at mvsoc0 offset 0x70000-0x73fff irq 21: Marvell Gigabit Ethernet 
Controller
mvgbe0: Ethernet address 00:16:01:a4:df:69
makphy0 at mvgbe0 phy 8: Marvell 88E1116 Gigabit PHY, rev. 1
makphy0: 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 
1000baseT-FDX, auto
mvcesa0 at mvsoc0 offset 0x90000-0x9ffff irq 28: Marvell Cryptographic Engines 
and Security Accelerator
gttwsi0 at mvsoc0 offset 0x11000-0x1101f irq 5: Marvell TWSI controller
iic0 at gttwsi0: I2C bus
rs5c372rtc0 at iic0 addr 0x32: RICOH RS5C372[AB] Real-time Clock
gtidmac0 at mvsoc0 offset 0x60800-0x60bff irq 24: Marvell IDMA Controller/XOR 
Engine
timecounter: Timecounter "clockinterrupt" frequency 100 Hz quality 0
timecounter: Timecounter "oriontmr" frequency 166664740 Hz quality 100
uhub0 at usb0: vendor 0x0000 EHCI root hub, class 9/0, rev 2.00/1.00, addr 1
uhub0: 1 port with 1 removable, self powered
mvsata0 port 0: device present, speed: 3.0Gb/s
wd0 at atabus0 drive 0: <SAMSUNG HD321KJ>
wd0: drive supports 16-sector PIO transfers, LBA48 addressing
wd0: 298 GB, 620181 cyl, 16 head, 63 sec, 512 bytes/sect x 625142448 sectors
wd0: drive supports PIO mode 4, DMA mode 2, Ultra-DMA mode 7
wd0(mvsata0:0:0): using PIO mode 4, Ultra-DMA mode 6 (Ultra/133) (using DMA)
Kernelized RAIDframe activated
boot device: <unknown>
root device: mvgbe0
dump device: 
file system (default generic): 
root on mvgbe0
mountroot: trying smbfs...
mountroot: trying ntfs...
mountroot: trying nfs...
nfs_boot: trying DHCP/BOOTP
nfs_boot: DHCP next-server: 192.168.3.1
nfs_boot: my_addr=192.168.3.252
nfs_boot: my_mask=255.255.255.0
nfs_boot: gateway=0.0.0.0
root on 192.168.3.1:/home/lance/obj/arm/destdir.evbarm
root time: 0x4ad1eaed
root file system type: nfs
warning: no /dev/console
init path (default /sbin/init): 
init: copying out path `/sbin/init' 11