Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/netbsd-6]: src/usr.sbin/cpuctl/arch Pull up following revision(s) (reque...



details:   https://anonhg.NetBSD.org/src/rev/95562948803e
branches:  netbsd-6
changeset: 776867:95562948803e
user:      snj <snj%NetBSD.org@localhost>
date:      Fri Jan 16 08:32:25 2015 +0000

description:
Pull up following revision(s) (requested by msaitoh in ticket #1230):
        usr.sbin/cpuctl/cpuctl.8: revisions 1.9-1.12
        usr.sbin/cpuctl/cpuctl.c: revisions 1.22-1.23 and 1.25 via patch
        usr.sbin/cpuctl/cpuctl.h: revision 1.5 via patch
        usr.sbin/cpuctl/arch/cpuctl_i386.h: revisions 1.1-1.2
        usr.sbin/cpuctl/arch/i386-asm.S: revisions 1.2-1.3
        usr.sbin/cpuctl/arch/i386.c: revisions 1.34, 1.36-1.49, 1.51-1.63 via patch
        usr.sbin/cpuctl/arch/x86_64-asm.S: revisions 1.3-1.4
Update cpuctl(8). Microcode and ARM related changes are not included:
- Change the i386 asm x86_identify() so it returns a value instead of
  writing into global data. Fix a stack alignment fubar that would
  cause a crash on a cirix 486. Refactor identify code to common setup
  for normal identify and ucode identify - which was missing a
  memset().
- The Intel and AMD docs (more or less) agree on how the cpuid
  'extended family' and 'extended model' bits are used to create
  larger values than the original 16bit value allowed for.
  Calculate and save these values 'up-front' and use them throughout.
  Untangle the (backwards) nested switch statement for amd 'model 15'
  cpus.
- Use full model number to index name strings - a lot of 256 element
  arrays don't matter in usespace.
- Add support for the xsave related data from cpuid 8.n.
  Reorder the output so that the 'brand' string - which actually
  identifies the cpu is output first.
- Only complain about binding if we have more than 1 cpu.
- Check cpuid leaf 4 for newer Intel CPU to know the cache information.
- Support prefetch size.
- Print the highest extended info level as the basic info level.
- Update URL of AMD's web page.
- Add code to detect hypervisor. The code was based from FreeBSD and
  ported by Kengo Nakahara.
- Add verbose flag.
- Add newline if ci_tsc_freq is 0 to not to break the output.
- Update Intel's processor family names and models.
- Print some more bits.
- Add shared TLB
- Add prototypes.
- Add comments.
- Make some functions static.
- Sort functions.
- KNF.

diffstat:

 usr.sbin/cpuctl/arch/cpuctl_i386.h |  9 +++++++++
 1 files changed, 9 insertions(+), 0 deletions(-)

diffs (13 lines):

diff -r 466aa63da4d7 -r 95562948803e usr.sbin/cpuctl/arch/cpuctl_i386.h
--- /dev/null   Thu Jan 01 00:00:00 1970 +0000
+++ b/usr.sbin/cpuctl/arch/cpuctl_i386.h        Fri Jan 16 08:32:25 2015 +0000
@@ -0,0 +1,9 @@
+/*      $NetBSD: cpuctl_i386.h,v 1.2.14.2 2015/01/16 08:32:25 snj Exp $      */
+
+/* Interfaces to code in i386-asm.S */
+
+#define        x86_cpuid(a,b)  x86_cpuid2((a),0,(b))
+
+void x86_cpuid2(uint32_t, uint32_t, uint32_t *);
+uint32_t x86_identify(void);
+uint32_t x86_xgetbv(void);



Home | Main Index | Thread Index | Old Index