Port-sparc64 archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: SMP bugs ( was Re: Severe deadlock issues with 5.0/MP )



-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Hello,

On Feb 4, 2009, at 11:40 AM, Eduardo Horvath wrote:

On Wed, 4 Feb 2009, Michael wrote:

Externally Initiated Reset (XIR):

This is an external reset line usually used for debugging.  On most
desktop machines this terminates in a header on the motherboard to which
you can attach an external pushbutton.  Some servers have this line
controlled by a service processor.  JBUS machines (USIIIi) have this
controlled by the PCI controller in a rather complicated mess.

Since I see these on my U60, which is rather stuffed with hardware ( 2x 450MHz/4MB CPUs, 2 SCA disks, 2 Creator3D, 2GB RAM, two PCI graphics boards, USB and a gigabit ethernet card ), should I take a few cards out and see if things improve? Is there any way to spuriously trigger this? Can it be masked? Since these resets always correlate with high load and IO activity it might just be the power supply.

have fun
Michael

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.7 (Darwin)

iQEVAwUBSYnJNspnzkX8Yg2nAQJnwwgAqJny67UOY7pPg7upem6c//LzJU1bBuCJ
Ey2KqlaIHUNAoOSxqxM9i7vty0AnEXS/48A1BCBFDcmB86nOozaMON53ro3jX5me
Z4lEZ3fcNyNqPDYwtZqZXX/gElIvp1m6ERowiTpNY0mpXhGZf/nepWEvTd9KEgQW
mvovrusqKNoiX/mEE8f75FFL58jzKaUZoFMxCRmEFEXRAcnq91YZrlKkROI+VK4U
BUF10BsblWyLX8LRgYWm3+YLjqeoIouckwFTyHAkg8cnwkDH88c/ozlLTC6/7v1c
B/E6xfM8ZBquBqzqjKRsRMPIrpyuZdE/Xt679LQAge6attz3IKMNRw==
=XsJb
-----END PGP SIGNATURE-----


Home | Main Index | Thread Index | Old Index