Port-powerpc archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
Re: bzero.S and assym.h (Re: CVS commit: syssrc/sys/lib/libkern/arch/powerpc)
In article <20011201225442.20291.qmail%mail.netbsd.org@localhost>
eeh%netbsd.org@localhost wrote:
> You should not be depending on a statically defined CACHELINESIZE
> since that can vary between different CPU models.
I think libc version does not depend on static CACHELINESIZE,
but for libkern case, could single port have different CPU models
that have different cacheline size?
(sorry I'm not a powerpc guy)
---
Izumi Tsutsui
tsutsui%ceres.dti.ne.jp@localhost
Home |
Main Index |
Thread Index |
Old Index