Port-macppc archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: spdmem(4) on macppc



Hi,

On Sun, Aug 10, 2008 at 3:19 AM, John Klos <john%ziaspace.com@localhost> wrote:
>> If you are interested, I can provide the patches.
>
> Yes, that'd be nice! It doesn't hurt to be able to examine the physical
> memory configuration without opening the box. Send the patches along.

Ok, the patch is attached. It adds the file
src/sys/arch/macppc/macppc/memory.c and patches files.macppc and
GENERIC to enable it.

It also enables I2C address wildcarding in order to be able to say
"spdmem* at memory? addr ? "; other possibility is to manually
hardcode addresses 0x50 to 0x56 in the GENERIC config file, only those
that are really present will attach.

The previous dmesg output was with OpenBSD's version of the spdmem(4)
driver. NetBSD's version is a bit more verbose:

mainbus0 (root)
cpu0 at mainbus0: 7447A (Revision 1.1), ID 0 (primary)
cpu0: HID0 8450c0bc<EMCP,EICE,NAP,DPM,ICE,DCE,SGE,BTIC,FBIOB,ABE,BHT>,
powersave: 1
cpu0: 1250.00 MHz, 512KB L2 cache no parity parity enabled
memory0 at mainbus0
spdmem0 at memory0
spdmem0: DDR SDRAM memory, no parity or ECC, 512MB, 400MHz, PC-3200
spdmem0: 13 rows, 10 cols, 2 ranks, 4 banks/chip, 5.0ns cycle time
spdmem0: voltage SSTL 2.5V, refresh time 7.8us (self-refreshing)
spdmem1 at memory0
spdmem1: DDR SDRAM memory, no parity or ECC, 256MB, 400MHz, PC-3200
spdmem1: 13 rows, 10 cols, 1 ranks, 4 banks/chip, 5.0ns cycle time
spdmem1: voltage SSTL 2.5V, refresh time 7.8us (self-refreshing)

And even has sysctl knobs:
$ sysctl -a | grep spdmem
hw.spdmem0.mem_type = DDR SDRAM
hw.spdmem0.size = 512
hw.spdmem0.speed = 400
hw.spdmem1.mem_type = DDR SDRAM
hw.spdmem1.size = 256
hw.spdmem1.speed = 400

Regards,
Marco.

Attachment: memory.diff
Description: Binary data



Home | Main Index | Thread Index | Old Index