Port-arm archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: NETWALKER (Cortex-A8)



On Fri, Mar 07, 2014 at 05:00:32PM +0900, Jun Ebihara wrote:
> cpu0 at mainbus0 core 0: 800 MHz Cortex-A8 r2p1 (Cortex V7A core)
> cpu0: DC enabled IC enabled WB disabled EABT branch prediction enabled
> cpu0: isar: [0]=0x101111 [1]=0x13112111 [2]=0x21232031 [3]=0x11112131, 
> [4]=0x11142, [5]=0
> cpu0: mmfr: [0]=0x1100003 [1]=0x20000000 [2]=0x1202000 [3]=0x211
> cpu0: pfr: [0]=0x1131 [1]=0x11
> cpu0: 32KB/64B 4-way L1 Instruction cache
> cpu0: 32KB/64B 4-way write-back-locking-C L1 Data cache
> cpu0: 256KB/64B 8-way write-through L2 Unified cache
> vfp0 at cpu0: NEON MPE (VFP 3.0+)
> vfp0: mvfr: [0]=0x11110222 [1]=0x11111
> 
> But after 6.99.31,NETWALKER can't boot.

What happens?

A Cortex V7A still works for me:

cpu0 at mainbus0 core 0: 960 MHz Cortex-A7 r0p4 (Cortex V7A core)
cpu0: DC enabled IC enabled WB disabled EABT branch prediction enabled
cpu0: 32KB/32B 2-way L1 VIPT Instruction cache                        
cpu0: 32KB/64B 4-way write-back-locking-C L1 PIPT Data cache
cpu0: 256KB/64B 8-way write-through L2 PIPT Unified cache   
vfp0 at cpu0: NEON MPE (VFP 3.0+), rounding, NaN propogation, denormals
armperiph0 at mainbus0                                                 


Martin


Home | Main Index | Thread Index | Old Index