CVS commit: src/sys/arch

[Tim Rightnour <garbled%netbsd.org@localhost>]

Module Name:    src
Committed By:   garbled
Date:           Tue Apr  8 02:33:03 UTC 2008

Modified Files:
        src/sys/arch/ofppc/conf: files.ofppc
        src/sys/arch/ofppc/include: autoconf.h cpu.h
        src/sys/arch/ofppc/ofppc: cpu.c locore.S mainbus.c
        src/sys/arch/ofppc/pci: ofwpci.c
        src/sys/arch/powerpc/include: cpu.h rtas.h
        src/sys/arch/powerpc/oea: altivec.c cpu_subr.c ofw_subr.S
            ofwoea_machdep.c pmap.c
        src/sys/arch/powerpc/pic: intr.c ipi.c ipi_openpic.c openpic_common.c
            pic_distopenpic.c
        src/sys/arch/powerpc/powerpc: fpu.c locore_subr.S openfirm.c rtas.c
Added Files:
        src/sys/arch/ofppc/conf: GENERIC.MP

Log Message:
SMP support for ofppc.  (finally)  Much thanks to Matt Thomas for help in
figuring out all the crazy nuances of getting this working, and to
Michael Lorenz for testing/fixing my changes on macppc.  Tested with a
quad-proc 7044-270.
Summary of changes:

Bumped CPU_MAXNUM to 16 on ofppc.
Added md_* routines to ofppc/cpu.c, to sync the timebase, and awaken the CPUs.
Fixed a bug in the test for a 64bit bridge cpu early in locore.S
Added code to set the interrupt priority for all CPUs with an openpic.
Change rtas to probe before cpus, to allow use of the rtas freeze/thaw
timebase code routines.
Fix CPU_INFO_FOREACH macro to iterate through detected cpus, not CPU_MAXNUM.
Change most uses of ci_cpuid to ci_index, to deal with CPUs that do not allow
writing to SPR_PIR.  Don't write SPR_PIR unless the secondary cpu identifies
itself as 0.
Change the hatchstack/interrupt stack allocations to allocate a 8192byte
interrupt stack, and a 4096 byte hatch stack, align them to 16 bytes, and
allocate them no lower than 0x10000.  Allocate them separately to prevent the
hatch stack corrupting the interrupt stack later on.
If the CPU is a 64bit cpu, copy SPR_ASR in cpu_hatch()
Set the idle stack to ci->ci_data.cpu_idlelwp->l_addr->u_pcb.pcb_sp.
Add OF_start_cpu().  Add a routine to ofwoea_initppc to spin up secondary
procs early, and place them into a spinloop waiting for the hatch routines
to be ready.
Modify the ipi routines to deal with openpics that reverse byte order on read
from an ipi register. (such as on the 7044)
Change the rtas setup to allocate the rtas physical base address above
the kernel, to avoid mucking up the hatch/interrupt stacks.


To generate a diff of this commit:
cvs rdiff -r0 -r1.1 src/sys/arch/ofppc/conf/GENERIC.MP
cvs rdiff -r1.39 -r1.40 src/sys/arch/ofppc/conf/files.ofppc
cvs rdiff -r1.12 -r1.13 src/sys/arch/ofppc/include/autoconf.h
cvs rdiff -r1.22 -r1.23 src/sys/arch/ofppc/include/cpu.h
cvs rdiff -r1.9 -r1.10 src/sys/arch/ofppc/ofppc/cpu.c
cvs rdiff -r1.38 -r1.39 src/sys/arch/ofppc/ofppc/locore.S
cvs rdiff -r1.21 -r1.22 src/sys/arch/ofppc/ofppc/mainbus.c
cvs rdiff -r1.6 -r1.7 src/sys/arch/ofppc/pci/ofwpci.c
cvs rdiff -r1.63 -r1.64 src/sys/arch/powerpc/include/cpu.h
cvs rdiff -r1.2 -r1.3 src/sys/arch/powerpc/include/rtas.h
cvs rdiff -r1.13 -r1.14 src/sys/arch/powerpc/oea/altivec.c
cvs rdiff -r1.45 -r1.46 src/sys/arch/powerpc/oea/cpu_subr.c
cvs rdiff -r1.7 -r1.8 src/sys/arch/powerpc/oea/ofw_subr.S
cvs rdiff -r1.12 -r1.13 src/sys/arch/powerpc/oea/ofwoea_machdep.c
cvs rdiff -r1.57 -r1.58 src/sys/arch/powerpc/oea/pmap.c
cvs rdiff -r1.4 -r1.5 src/sys/arch/powerpc/pic/intr.c
cvs rdiff -r1.2 -r1.3 src/sys/arch/powerpc/pic/ipi.c \
    src/sys/arch/powerpc/pic/ipi_openpic.c
cvs rdiff -r1.1 -r1.2 src/sys/arch/powerpc/pic/openpic_common.c \
    src/sys/arch/powerpc/pic/pic_distopenpic.c
cvs rdiff -r1.20 -r1.21 src/sys/arch/powerpc/powerpc/fpu.c
cvs rdiff -r1.35 -r1.36 src/sys/arch/powerpc/powerpc/locore_subr.S
cvs rdiff -r1.19 -r1.20 src/sys/arch/powerpc/powerpc/openfirm.c
cvs rdiff -r1.7 -r1.8 src/sys/arch/powerpc/powerpc/rtas.c

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.