Source-Changes-D archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: CVS commit: src/sys/arch/x86/x86

On Mon, Aug 08, 2011 at 03:03:41PM +0300, Jukka Ruohonen wrote:
> Note also that at least with Intel CPUs,
> the TSC should be entirely safe with the current stock-NetBSD (i.e. no
> automatic CPU power management), but now you've marked it unreliable for
> many systems (cf. also [1]).

Tell that to my system:
# dmesg | grep -i -e tsc -e ^cpu0
cpu0 at mainbus0 apid 0: Intel(R) Xeon(R) CPU           W3520  @ 2.67GHz, id 
timecounter: Timecounter "TSC" frequency 4276519600 Hz quality 3000

Sometimes it's correct, but most of the time it claims a too high
number; the 4.2GHz appeared only recently, before it was in the 3GHz

Home | Main Index | Thread Index | Old Index