Port-sparc archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: mostly working SMP again



On Mon, Jan 04, 2010 at 04:47:41PM +1100, matthew green wrote:
> 
> hi folks.
> 
> 
> i've commited several changes to -current today that make SMP almost
> work for me.  i have to comment the stray interrupts panic and beyond
> that it seems to mostly work.

What defines a 'stray interrupt' ?

If an ISR writes to the hw control register to remove the IRQ
immediately before returning from the ISR it is very easy for the
cpu to take an interrupt before the IRQ line is deasserted.

This can lead to none of the ISR in the ISR chain 'claiming' the
interrupt.  It might also mean the the IACK sequence fails to find
an asserted IRQ line - for sparc this might be software.
(the interrupt controller on i386 returns IRQ7).

If this is likely to be the case then it isn't really an error.
Device drivers need to minimise the number of times this happens,
but the cost of a full flush of the write is only needed in the case
where the IRQ returns quickly (and it may need the PCI bus to be busy).

        David

-- 
David Laight: david%l8s.co.uk@localhost


Home | Main Index | Thread Index | Old Index