Port-macppc archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: Problems with registers save/restore on context switch?



I am building kernels now. I'll start with a GENERIC 6.0.3 kernel on both the
failing and the working CPU, jsut to make sure I'm not chasing ghosts. Then I'll
run the modified kernel on both.  Results in a day or two or three.....

-dgl-

Just for documentation's sake - this is the log excerpt from the machine I
found that fails.  It's a 7455 CPU.

Dec 29 22:54:43 charm /netbsd: rebooting
Dec 29 22:54:43 charm /netbsd:
Dec 29 22:54:43 charm /netbsd: Copyright (c) 1996, 1997, 1998, 1999, 2000, 
2001, 2002, 2003, 2004, 2005,
Dec 29 22:54:43 charm /netbsd:    2006, 2007, 2008, 2009, 2010, 2011, 2012
Dec 29 22:54:43 charm /netbsd:    The NetBSD Foundation, Inc.  All rights 
reserved.
Dec 29 22:54:43 charm /netbsd: Copyright (c) 1982, 1986, 1989, 1991, 1993
Dec 29 22:54:43 charm /netbsd:    The Regents of the University of California.  
All rights reserved.
Dec 29 22:54:43 charm /netbsd:
Dec 29 22:54:43 charm /netbsd: NetBSD 6.0.2 (GENERIC)
Dec 29 22:54:43 charm /netbsd: total memory = 1536 MB
Dec 29 22:54:43 charm /netbsd: oea_startup: failed to allocate DEAD ZONE: 
error=12
Dec 29 22:54:43 charm /netbsd: avail memory = 1476 MB
Dec 29 22:54:43 charm /netbsd: timecounter: Timecounters tick every 10.000 msec
Dec 29 22:54:43 charm /netbsd: found openpic PIC at 80040000
Dec 29 22:54:43 charm /netbsd: OpenPIC Version 1.2: Supports 4 CPUs and 64 
interrupt sources.
Dec 29 22:54:43 charm /netbsd: bootpath: 
/pci@f2000000/mac-io@17/ata-4@1f000/disk@0:11,/netbsd
Dec 29 22:54:43 charm /netbsd: mainbus0 (root)
Dec 29 22:54:43 charm /netbsd: cpu0 at mainbus0: 7455 (Revision 2.1), ID 0 
(primary)
Dec 29 22:54:43 charm /netbsd: cpu0: HID0 
0x84d0c1bc<EMCP,TBEN,HIGH_BAT_EN,NAP,DPM,ICE,DCE,XBSEN,SGE,BTIC,LRSTK,FOLD,BHT>,
 powersave: 1
Dec 29 22:54:43 charm /netbsd: cpu0: 866.67 MHz, 256KB L2 cache no parity 
parity enabled
Dec 29 22:54:43 charm /netbsd: memory0 at mainbus0: len=384
Dec 29 22:54:43 charm /netbsd: spdmem0 at memory0
Dec 29 22:54:43 charm /netbsd: spdmem0: SDRAM, no parity or ECC, 512MB, 143MHz 
(PC-133)
Dec 29 22:54:43 charm /netbsd: spdmem0: 13 rows, 10 cols, 2 banks, 4 
banks/chip, 7.0ns cycle time
Dec 29 22:54:43 charm /netbsd: spdmem0: tAA-tRCD-tRP-tRAS: 3-15-15-37
Dec 29 22:54:43 charm /netbsd: spdmem0: voltage LvTTL (not 5V tolerant), 
refresh time 7.8us (self-refreshing)
Dec 29 22:54:43 charm /netbsd: spdmem1 at memory0
Dec 29 22:54:43 charm /netbsd: spdmem1: SDRAM, no parity or ECC, 512MB, 143MHz 
(PC-133)
Dec 29 22:54:43 charm /netbsd: spdmem1: 13 rows, 10 cols, 2 banks, 4 
banks/chip, 7.0ns cycle time
Dec 29 22:54:43 charm /netbsd: spdmem1: tAA-tRCD-tRP-tRAS: 3-15-15-37
Dec 29 22:54:43 charm /netbsd: spdmem1: voltage LvTTL (not 5V tolerant), 
refresh time 7.8us (self-refreshing)
Dec 29 22:54:43 charm /netbsd: spdmem2 at memory0
Dec 29 22:54:43 charm /netbsd: spdmem2: SDRAM, no parity or ECC, 512MB, 133MHz 
(PC-133)
Dec 29 22:54:43 charm /netbsd: spdmem2: 13 rows, 10 cols, 2 banks, 4 
banks/chip, 7.5ns cycle time
Dec 29 22:54:43 charm /netbsd: spdmem2: tAA-tRCD-tRP-tRAS: 3-20-20-45
Dec 29 22:54:43 charm /netbsd: spdmem2: voltage LvTTL (not 5V tolerant), 
refresh time 7.8us (self-refreshing)


Home | Main Index | Thread Index | Old Index