Port-arm archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: iMX6



On 10/23/14 13:11, BERTRAND Joël wrote:

init subsystems: stacks vectors undefined page pmap_physload pmap kpm tlb0 kcpusets locks l1pt cache(l1pt) specials panic: pmap_alloc_specials: no l2b for 0xc0000000

The problem is the panic. Your mix of KERNEL_* variables isn't quite right.
Undefined instruction 0xe7ffffff in kernel at 0x80875f84 (LR 0x80afb674 SP 0x812
2aa28)
Stopped in pid 0.1 (system) at 80875f84: ldrb r15, [r15, r15, ror r15]
!
db{0}>

    Undefined instruction ? CPU is a quad core iMX6...


sys/arch/arm/include/trap.h:#define KERNEL_BREAKPOINT 0xe7ffffff /* Used by DDB */

:)

    Regards,

    JKB


Nick


Home | Main Index | Thread Index | Old Index