> Your intent cannot be implemented safely in GCC.  If GCC knows it has
> FPRs and FPRs hold 64-bit values (which they must), it will use them
> for 64-bit moves.  Cannot be avoided safely.

That sounds as though it's going to be disastrous as soon as gcc runs
into an archtecture where floating-point registers cannot hold
arbitrary bit patterns innocuously - an example, to borrow some
terminology from IEEE floats, might be a machine that traps when you
try to floating-load a signaling NaN into a floating-point register.

/~\ The ASCII				der Mouse
\ / Ribbon Campaign
 X  Against HTML	       mouse@rodents.montreal.qc.ca
/ \ Email!	     7D C8 61 52 5D E7 2D 39  4E F1 31 3E E8 B3 27 4B