tech-kern archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
Re: physical address space management
David Young <dyoung%pobox.com@localhost> writes:
> * abstract cache-control, execute- and write-protection features
> of x86 MTRR, AMD Elan SC520, et cetera
These are systems where there's a comparatively low-level setting of
properties on regions. How does this interact with architectures where
cacheability et al are MMU-level mapping properties?
- Nathan
Home |
Main Index |
Thread Index |
Old Index