CVS commit: src/external/gpl3/gcc/dist/gcc/config/aarch64

["Rin Okuyama" <rin%netbsd.org@localhost>]

Module Name:    src
Committed By:   rin
Date:           Sun Oct  5 05:21:00 UTC 2025

Modified Files:
        src/external/gpl3/gcc/dist/gcc/config/aarch64: aarch64-sve.md

Log Message:
gcc: Cherry-pick aarch64eb fix from releases/gcc-14 branch (1/2)

https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=82f5dd231e2

aarch64: Fix neon-sve-bridge.c failures for big-endian

Lowpart subregs are generally disallowed on big-endian SVE vector
registers, since the first memory element is stored at the least
significant end of the register, rather than the most significant end.
(See the comment at the head of aarch64-sve.md for details,
and aarch64_modes_compatible_p for the implementation.)

This means that arm_sve_neon_bridge.h needs to use custom define_insns
for big-endian targets, in lieu of using lowpart subregs.  However,
one of those define_insns relied on the prohibited lowparts internally,
to convert an Advanced SIMD register to an SVE register.  Since the
lowpart is not allowed, the lowpart_subreg would return null, leading
to a later ICE.

The simplest fix seems to be to use %Z instead, to force the Advanced
SIMD register to be written as an SVE register.

gcc/
* config/aarch64/aarch64-sve.md (@aarch64_sve_set_neonq_<mode>):
Use %Z instead of lowpart_subreg.  Tweak formatting.

(cherry picked from commit 69c839c7361430ec27d1f13f909531b872588f27)


To generate a diff of this commit:
cvs rdiff -u -r1.1.1.8 -r1.2 \
    src/external/gpl3/gcc/dist/gcc/config/aarch64/aarch64-sve.md

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.