Source-Changes archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

CVS commit: src/sys/arch



Module Name:    src
Committed By:   jmcneill
Date:           Fri Nov 11 20:31:30 UTC 2022

Modified Files:
        src/sys/arch/arm/xilinx: files.zynq
        src/sys/arch/evbarm/conf: GENERIC
Added Files:
        src/sys/arch/arm/xilinx: zynq_xadc.c

Log Message:
Add support for Xilinx 7-series ADC.

The temperature and voltage sensors are exposed with sysmon:

# envstat -d zynqxadc0
               Current  CritMax  WarnMax  WarnMin  CritMin  Unit
temperature:    67.426                                      degC
     vccint:     1.010                                         V
     vccaux:     1.801                                         V
      vp/vn:     0.011                                         V
      vrefp:     1.250                                         V
      vrefn:     0.004                                         V
    vccbram:     1.009                                         V
    vccpint:     1.009                                         V
    vccpaux:     1.799                                         V
   vcco_ddr:     1.500                                         V


To generate a diff of this commit:
cvs rdiff -u -r1.4 -r1.5 src/sys/arch/arm/xilinx/files.zynq
cvs rdiff -u -r0 -r1.1 src/sys/arch/arm/xilinx/zynq_xadc.c
cvs rdiff -u -r1.114 -r1.115 src/sys/arch/evbarm/conf/GENERIC

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.




Home | Main Index | Thread Index | Old Index