Source-Changes archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
CVS commit: src/sys/arch/mips/rmi
Module Name: src
Committed By: skrll
Date: Thu Sep 29 06:59:44 UTC 2022
Modified Files:
src/sys/arch/mips/rmi: rmixl_cpu.c rmixl_intr.c rmixl_mainbus.c
Log Message:
Trailing whitespace
To generate a diff of this commit:
cvs rdiff -u -r1.13 -r1.14 src/sys/arch/mips/rmi/rmixl_cpu.c \
src/sys/arch/mips/rmi/rmixl_intr.c
cvs rdiff -u -r1.6 -r1.7 src/sys/arch/mips/rmi/rmixl_mainbus.c
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Home |
Main Index |
Thread Index |
Old Index