[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
CVS commit: src/tests/lib/libc/gen
Module Name: src
Committed By: kamil
Date: Fri Feb 21 22:25:50 UTC 2020
Mark division by 0 as expected in sigfpe_int
Disable ubsan instrumentation on the operation.
To generate a diff of this commit:
cvs rdiff -u -r1.37 -r1.38 src/tests/lib/libc/gen/t_siginfo.c
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Main Index |
Thread Index |