Source-Changes archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
CVS commit: src/sys/arch/arm/mainbus
Module Name: src
Committed By: skrll
Date: Tue Jan 28 07:47:26 UTC 2020
Modified Files:
src/sys/arch/arm/mainbus: cpu_mainbus.c
Log Message:
Traiing whitespace
To generate a diff of this commit:
cvs rdiff -u -r1.16 -r1.17 src/sys/arch/arm/mainbus/cpu_mainbus.c
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Home |
Main Index |
Thread Index |
Old Index