Source-Changes archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

CVS commit: src/sys/arch/aarch64/aarch64



Module Name:    src
Committed By:   ryo
Date:           Sat Jul 28 09:57:59 UTC 2018

Modified Files:
        src/sys/arch/aarch64/aarch64: trap.c

Log Message:
Implement sigill_debug variable for debug (with DDB). if sigill_debug = 1, illegal instruction will be logged.

e.g.) [ 75914.9966392] TRAP: pid 1422 (ssh), uid 1074: Unknown Reason (Illegal Instruction): pc=0x0000faa29ae35088: pmull v0.1q, v0.1d, v0.1d


To generate a diff of this commit:
cvs rdiff -u -r1.7 -r1.8 src/sys/arch/aarch64/aarch64/trap.c

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.




Home | Main Index | Thread Index | Old Index