Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/netbsd-9]: src/sys/dev/pci regen (Ticket #1537)
details: https://anonhg.NetBSD.org/src/rev/ac7e829b77e7
branches: netbsd-9
changeset: 371817:ac7e829b77e7
user: martin <martin%NetBSD.org@localhost>
date: Tue Oct 11 17:51:18 2022 +0000
description:
regen (Ticket #1537)
diffstat:
sys/dev/pci/pcidevs.h | 199 +-
sys/dev/pci/pcidevs_data.h | 25882 +++++++++++++++++++++---------------------
2 files changed, 13171 insertions(+), 12910 deletions(-)
diffs (truncated from 34510 to 300 lines):
diff -r 33005dd3be15 -r ac7e829b77e7 sys/dev/pci/pcidevs.h
--- a/sys/dev/pci/pcidevs.h Tue Oct 11 17:49:35 2022 +0000
+++ b/sys/dev/pci/pcidevs.h Tue Oct 11 17:51:18 2022 +0000
@@ -1,10 +1,10 @@
-/* $NetBSD: pcidevs.h,v 1.1371.2.12 2022/07/27 14:41:16 martin Exp $ */
+/* $NetBSD: pcidevs.h,v 1.1371.2.13 2022/10/11 17:51:18 martin Exp $ */
/*
* THIS FILE IS AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
- * NetBSD: pcidevs,v 1.1383.2.12 2022/07/27 14:40:07 martin Exp
+ * NetBSD: pcidevs,v 1.1383.2.13 2022/10/11 17:49:35 martin Exp
*/
/*
@@ -968,8 +968,8 @@
#define PCI_PRODUCT_ALTIMA_AC1003 0x03eb /* AC1003 Gigabit Ethernet */
/* Amazon.com, Inc. products */
+#define PCI_PRODUCT_AMAZON_NVME 0x8061 /* NVMe SSD */
#define PCI_PRODUCT_AMAZON_UART 0x8250 /* 16650-compatible UART */
-#define PCI_PRODUCT_AMAZON_NVME 0x8061 /* NVMe SSD */
#define PCI_PRODUCT_AMAZON_ENA 0xec20 /* Elastic Network Adapter */
/* AMD products */
@@ -1060,6 +1060,7 @@
#define PCI_PRODUCT_AMD_F17_7X_CCP 0x1486 /* Family17h/7xh Crypto */
#define PCI_PRODUCT_AMD_F17_3X_HDA 0x1487 /* 17h/7xh HD Audio */
#define PCI_PRODUCT_AMD_F17_7X_USB3 0x149c /* Family17h/7xh USB 3.0 Host Controller */
+#define PCI_PRODUCT_AMD_F19_6X_RC 0x14d8 /* 19h/6xh Root Complex */
#define PCI_PRODUCT_AMD_F14_RC 0x1510 /* Family14h Root Complex */
#define PCI_PRODUCT_AMD_F14_PCIE_1 0x1512 /* Family14h PCIe */
#define PCI_PRODUCT_AMD_F14_PCIE_2 0x1513 /* Family14h PCIe */
@@ -1189,6 +1190,7 @@
#define PCI_PRODUCT_AMD_HUDSON_PCIE_3 0x43a3 /* Hudson PCIe Root Port 3 */
#define PCI_PRODUCT_AMD_300SERIES_PCIE 0x43b4 /* 300 Series PCIe */
#define PCI_PRODUCT_AMD_300SERIES_SATA 0x43b7 /* 300 Series SATA */
+#define PCI_PRODUCT_AMD_FCH_SATA_D 0x43b8 /* FCH SATA Controller D */
#define PCI_PRODUCT_AMD_300SERIES_XHCI 0x43bb /* 300 Series xHCI */
#define PCI_PRODUCT_AMD_400SERIES_PCIE_1 0x43c6 /* 400 Series PCIe */
#define PCI_PRODUCT_AMD_400SERIES_PCIE_2 0x43c7 /* 400 Series PCIe */
@@ -2462,8 +2464,8 @@
#define PCI_PRODUCT_BROADCOM_BCM5714S 0x1669 /* BCM5714S 1000baseSX Ethernet */
#define PCI_PRODUCT_BROADCOM_BCM5780 0x166a /* BCM5780 NetXtreme 1000baseT Ethernet */
#define PCI_PRODUCT_BROADCOM_BCM5780S 0x166b /* BCM5780S NetXtreme 1000baseSX Ethernet */
+#define PCI_PRODUCT_BROADCOM_BCM5705F 0x166e /* BCM5705F 10/100 Ethernet */
#define PCI_PRODUCT_BROADCOM_BCM57712_VF 0x166f /* BCM57712 NetXtreme II 10Gb Ethernet VF */
-#define PCI_PRODUCT_BROADCOM_BCM5705F 0x166e /* BCM5705F 10/100 Ethernet */
#define PCI_PRODUCT_BROADCOM_BCM5754M 0x1672 /* BCM5754M NetXtreme 1000baseT Ethernet */
#define PCI_PRODUCT_BROADCOM_BCM5755M 0x1673 /* BCM5755M NetXtreme 1000baseT Ethernet */
#define PCI_PRODUCT_BROADCOM_BCM5756 0x1674 /* BCM5756 10/100/1000 Ethernet */
@@ -2557,6 +2559,7 @@
#define PCI_PRODUCT_BROADCOM_BCM5901A2 0x170e /* BCM5901A 10/100 Ethernet */
#define PCI_PRODUCT_BROADCOM_BCM5906 0x1712 /* BCM5906 NetLink Fast Ethernet */
#define PCI_PRODUCT_BROADCOM_BCM5906M 0x1713 /* BCM5906M NetLink Fast Ethernet */
+#define PCI_PRODUCT_BROADCOM_BCM2711 0x2711 /* BCM2711 PCIe Host */
#define PCI_PRODUCT_BROADCOM_BCM4303 0x4301 /* BCM4303 */
#define PCI_PRODUCT_BROADCOM_BCM4307 0x4307 /* BCM4307 */
#define PCI_PRODUCT_BROADCOM_BCM4311 0x4311 /* BCM4311 2.4GHz */
@@ -2600,8 +2603,6 @@
#define PCI_PRODUCT_BROADCOM_5861 0x5861 /* 5861 Security Processor */
#define PCI_PRODUCT_BROADCOM_5862 0x5862 /* 5862 Security Processor */
-#define PCI_PRODUCT_BROADCOM_BCM2711 0x2711 /* BCM2711 PCIe Host */
-
/* Brooktree products */
#define PCI_PRODUCT_BROOKTREE_BT848 0x0350 /* Bt848 Video Capture */
#define PCI_PRODUCT_BROOKTREE_BT849 0x0351 /* Bt849 Video Capture */
@@ -3258,9 +3259,9 @@
#define PCI_PRODUCT_MARVELL_YUKON_8039 0x4353 /* Yukon 88E8039 */
#define PCI_PRODUCT_MARVELL_YUKON_8040 0x4354 /* Yukon 88E8040 */
#define PCI_PRODUCT_MARVELL_YUKON_8040T 0x4355 /* Yukon 88E8040T */
+#define PCI_PRODUCT_MARVELL_YUKON_C033 0x4356 /* Yukon 88EC033 */
#define PCI_PRODUCT_MARVELL_YUKON_8042 0x4357 /* Yukon 88E8042 */
#define PCI_PRODUCT_MARVELL_YUKON_8048 0x435a /* Yukon 88E8048 */
-#define PCI_PRODUCT_MARVELL_YUKON_C033 0x4356 /* Yukon 88EC033 */
#define PCI_PRODUCT_MARVELL_YUKON_8052 0x4360 /* Yukon 88E8052 */
#define PCI_PRODUCT_MARVELL_YUKON_8050 0x4361 /* Yukon 88E8050 */
#define PCI_PRODUCT_MARVELL_YUKON_8053 0x4362 /* Yukon 88E8053 */
@@ -3382,7 +3383,31 @@
#define PCI_PRODUCT_HP_ZX1_IOC 0x122a /* zx1 IOC */
#define PCI_PRODUCT_HP_MERCURY 0x122e /* Mercury Ropes-PCI */
#define PCI_PRODUCT_HP_QUICKSILVER 0x12b4 /* QuickSilver Ropes-PCI */
-
+#define PCI_PRODUCT_HP_HPSA_P430I 0x1920 /* Smart Array P430i */
+#define PCI_PRODUCT_HP_HPSA_P830I 0x1921 /* Smart Array P830i */
+#define PCI_PRODUCT_HP_HPSA_P430 0x1922 /* Smart Array P430 */
+#define PCI_PRODUCT_HP_HPSA_P431 0x1923 /* Smart Array P431 */
+#define PCI_PRODUCT_HP_HPSA_P830 0x1924 /* Smart Array P830 */
+#define PCI_PRODUCT_HP_HPSA_P731M 0x1926 /* Smart Array P731m */
+#define PCI_PRODUCT_HP_HPSA_P230I 0x1928 /* Smart Array P230i */
+#define PCI_PRODUCT_HP_HPSA_P530 0x1929 /* Smart Array P530 */
+#define PCI_PRODUCT_HP_HPSA_P531 0x192A /* Smart Array P531 */
+#define PCI_PRODUCT_HP_HPSA_P244BR 0x21bd /* Smart Array P244br */
+#define PCI_PRODUCT_HP_HPSA_P741M 0x21be /* Smart Array P741m */
+#define PCI_PRODUCT_HP_HPSA_H240AR 0x21bf /* Smart Array H240ar */
+#define PCI_PRODUCT_HP_HPSA_P440AR 0x21c0 /* Smart Array H440ar */
+#define PCI_PRODUCT_HP_HPSA_P840AR 0x21c1 /* Smart Array P840ar */
+#define PCI_PRODUCT_HP_HPSA_P440 0x21c2 /* Smart Array P440 */
+#define PCI_PRODUCT_HP_HPSA_P441 0x21c3 /* Smart Array P441 */
+#define PCI_PRODUCT_HP_HPSA_P841 0x21c5 /* Smart Array P841 */
+#define PCI_PRODUCT_HP_HPSA_H244BR 0x21c6 /* Smart Array H244br */
+#define PCI_PRODUCT_HP_HPSA_H240 0x21c7 /* Smart Array H240 */
+#define PCI_PRODUCT_HP_HPSA_H241 0x21c8 /* Smart Array H241 */
+#define PCI_PRODUCT_HP_HPSA_P246BR 0x21ca /* Smart Array P246br */
+#define PCI_PRODUCT_HP_HPSA_P840 0x21cb /* Smart Array P840 */
+#define PCI_PRODUCT_HP_HPSA_P542D 0x21cc /* Smart Array P542d */
+#define PCI_PRODUCT_HP_HPSA_P240NR 0x21cd /* Smart Array P240nr */
+#define PCI_PRODUCT_HP_HPSA_H240NR 0x21ce /* Smart Array H240nr */
#define PCI_PRODUCT_HP_HPSAV100 0x3210 /* Smart Array V100 */
#define PCI_PRODUCT_HP_HPSAE200I_1 0x3211 /* Smart Array E200i */
#define PCI_PRODUCT_HP_HPSAE200 0x3212 /* Smart Array E200 */
@@ -3414,6 +3439,10 @@
#define PCI_PRODUCT_HP_HPSA_P812 0x3249 /* Smart Array P822 */
#define PCI_PRODUCT_HP_HPSA_P712M 0x324a /* Smart Array P712m */
#define PCI_PRODUCT_HP_HPSA_14 0x324b /* Smart Array */
+#define PCI_PRODUCT_HP_USB 0x3300 /* iLO3 Virtual USB */
+#define PCI_PRODUCT_HP_IPMI 0x3302 /* IPMI */
+#define PCI_PRODUCT_HP_ILO3_SLAVE 0x3306 /* iLO3 Slave */
+#define PCI_PRODUCT_HP_ILO3_MGMT 0x3307 /* iLO3 Management */
#define PCI_PRODUCT_HP_HPSA_P222 0x3350 /* Smart Array P222 */
#define PCI_PRODUCT_HP_HPSA_P420 0x3351 /* Smart Array P420 */
#define PCI_PRODUCT_HP_HPSA_P421 0x3352 /* Smart Array P421 */
@@ -3421,35 +3450,6 @@
#define PCI_PRODUCT_HP_HPSA_P420I 0x3354 /* Smart Array P420i */
#define PCI_PRODUCT_HP_HPSA_P220I 0x3355 /* Smart Array P220i */
#define PCI_PRODUCT_HP_HPSA_P721I 0x3356 /* Smart Array P721i */
-#define PCI_PRODUCT_HP_HPSA_P430I 0x1920 /* Smart Array P430i */
-#define PCI_PRODUCT_HP_HPSA_P830I 0x1921 /* Smart Array P830i */
-#define PCI_PRODUCT_HP_HPSA_P430 0x1922 /* Smart Array P430 */
-#define PCI_PRODUCT_HP_HPSA_P431 0x1923 /* Smart Array P431 */
-#define PCI_PRODUCT_HP_HPSA_P830 0x1924 /* Smart Array P830 */
-#define PCI_PRODUCT_HP_HPSA_P731M 0x1926 /* Smart Array P731m */
-#define PCI_PRODUCT_HP_HPSA_P230I 0x1928 /* Smart Array P230i */
-#define PCI_PRODUCT_HP_HPSA_P530 0x1929 /* Smart Array P530 */
-#define PCI_PRODUCT_HP_HPSA_P531 0x192A /* Smart Array P531 */
-#define PCI_PRODUCT_HP_HPSA_P244BR 0x21bd /* Smart Array P244br */
-#define PCI_PRODUCT_HP_HPSA_P741M 0x21be /* Smart Array P741m */
-#define PCI_PRODUCT_HP_HPSA_H240AR 0x21bf /* Smart Array H240ar */
-#define PCI_PRODUCT_HP_HPSA_P440AR 0x21c0 /* Smart Array H440ar */
-#define PCI_PRODUCT_HP_HPSA_P840AR 0x21c1 /* Smart Array P840ar */
-#define PCI_PRODUCT_HP_HPSA_P440 0x21c2 /* Smart Array P440 */
-#define PCI_PRODUCT_HP_HPSA_P441 0x21c3 /* Smart Array P441 */
-#define PCI_PRODUCT_HP_HPSA_P841 0x21c5 /* Smart Array P841 */
-#define PCI_PRODUCT_HP_HPSA_H244BR 0x21c6 /* Smart Array H244br */
-#define PCI_PRODUCT_HP_HPSA_H240 0x21c7 /* Smart Array H240 */
-#define PCI_PRODUCT_HP_HPSA_H241 0x21c8 /* Smart Array H241 */
-#define PCI_PRODUCT_HP_HPSA_P246BR 0x21ca /* Smart Array P246br */
-#define PCI_PRODUCT_HP_HPSA_P840 0x21cb /* Smart Array P840 */
-#define PCI_PRODUCT_HP_HPSA_P542D 0x21cc /* Smart Array P542d */
-#define PCI_PRODUCT_HP_HPSA_P240NR 0x21cd /* Smart Array P240nr */
-#define PCI_PRODUCT_HP_HPSA_H240NR 0x21ce /* Smart Array H240nr */
-#define PCI_PRODUCT_HP_USB 0x3300 /* iLO3 Virtual USB */
-#define PCI_PRODUCT_HP_IPMI 0x3302 /* IPMI */
-#define PCI_PRODUCT_HP_ILO3_SLAVE 0x3306 /* iLO3 Slave */
-#define PCI_PRODUCT_HP_ILO3_MGMT 0x3307 /* iLO3 Management */
#define PCI_PRODUCT_HP_RS780_PPB_GFX 0x9602 /* (AMD) RS780 PCI-PCI Bridge (int gfx) */
/* HGST Inc. products */
@@ -5164,9 +5164,8 @@
#define PCI_PRODUCT_INTEL_XE5_V3_RQPI_PM_2 0x2f37 /* Xeon E5 v3/Core i7-6xxxK QPI Ring Interface Monitoring */
#define PCI_PRODUCT_INTEL_XE7_V4_QPI_LINK2 0x2f40 /* Xeon E7 v4 QPI Link 2 */
#define PCI_PRODUCT_INTEL_XE7_V4_RQPI_RING 0x2f41 /* Xeon E7 v4 QPI Ring Interface */
-#define PCI_PRODUCT_INTEL_XE5_V3_IMC1_MAIN 0x2f68 /* Xeon E5 v3 IMC Main */
#define PCI_PRODUCT_INTEL_XE5_V3_HA1 0x2f60 /* Xeon E7 v3/Xeon E5 v3/Core i7 Home Agent 1 */
-#define PCI_PRODUCT_INTEL_XE5_V3_ICM1_TATRR 0x2f68 /* Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 1 Target Address, Thermal & RAS Registers */
+#define PCI_PRODUCT_INTEL_XE5_V3_IMC1_TATRR 0x2f68 /* Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 1 Target Address, Thermal & RAS Registers */
#define PCI_PRODUCT_INTEL_XE5_V3_IMC1_TADR1 0x2f6a /* Xeon E5 v3 IMC Ch 0-1 Target Address Decode Registers */
#define PCI_PRODUCT_INTEL_XE5_V3_IMC1_TADR2 0x2f6b /* Xeon E5 v3 IMC Ch 0-1 Target Address Decode Registers */
#define PCI_PRODUCT_INTEL_XE7_V4_IMC1_TADR3 0x2f6c /* Xeon E7 v4 IMC Ch 0-3 Target Address Decoder */
@@ -5189,7 +5188,6 @@
#define PCI_PRODUCT_INTEL_XE5_V3_PCU_2 0x2f99 /* Xeon E5 v3 Power Control Unit */
#define PCI_PRODUCT_INTEL_XE5_V3_PCU_3 0x2f9a /* Xeon E5 v3 Power Control Unit */
#define PCI_PRODUCT_INTEL_XE5_V3_PCU_5 0x2f9c /* Xeon E5 v3 Power Control Unit */
-#define PCI_PRODUCT_INTEL_XE5_V3_IMC0_MAIN 0x2fa8 /* Xeon E5 v3 IMC Main */
#define PCI_PRODUCT_INTEL_XE5_V3_HA0 0x2fa0 /* Xeon E7 v3/Xeon E5 v3/Core i7 Home Agent 0 */
#define PCI_PRODUCT_INTEL_XE5_V3_IMC0_TATRR 0x2fa8 /* Xeon E7 v3/Xeon E5 v3/Core i7 Integrated Memory Controller 0 Target Address, Thermal & RAS Registers */
#define PCI_PRODUCT_INTEL_XE5_V3_IMC0_TADR1 0x2faa /* Xeon E5 v3 IMC Ch 0-1 Target Address Decode Registers */
@@ -5591,13 +5589,13 @@
#define PCI_PRODUCT_INTEL_XEONE_H_HOST_DRAM_4C 0x3e10 /* Xeon E (H) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_XEONE_S_W_HOST_DRAM_4C 0x3e18 /* Xeon E (S, WS) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_CORE8G_S_HOST_DRAM_4C 0x3e1f /* Core 8G (S) Host Bridge, DRAM */
-#define PCI_PRODUCT_INTEL_CORE8G_U_HOST_DRAM_4C 0x3e34 /* Core 8G (U) Host Bridge, DRAM */
-#define PCI_PRODUCT_INTEL_CORE8G_U_HOST_DRAM_2C 0x3e35 /* Core 8G (U) Host Bridge, DRAM */
-#define PCI_PRODUCT_INTEL_CORE8G_S_HOST_DRAM_6C 0x3ec2 /* Core 8G (S) Host Bridge, DRAM */
+#define PCI_PRODUCT_INTEL_CORE8G_H_H_HOST_DRAM_8C 0x3e20 /* Core 8G (H, Halo) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_XEONE_S_D_HOST_DRAM_8C 0x3e30 /* Xeon E (S, Desktop) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_XEONE_S_W_HOST_DRAM_8C 0x3e31 /* Xeon E (S, WS) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_XEONE_S_S_HOST_DRAM_8C 0x3e32 /* Xeon E (S, Server) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_XEONE_S_S_HOST_DRAM_4C 0x3e33 /* Xeon E (S, Server) Host Bridge, DRAM */
+#define PCI_PRODUCT_INTEL_CORE8G_U_HOST_DRAM_4C 0x3e34 /* Core 8G (U) Host Bridge, DRAM */
+#define PCI_PRODUCT_INTEL_CORE8G_U_HOST_DRAM_2C 0x3e35 /* Core 8G (U) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_XEONE_H_HOST_DRAM_6C 0x3e4c /* Xeon E (H) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_CORE8G_PCIE_X16 0x3e81 /* Core 8G (S) PCIe x16 */
#define PCI_PRODUCT_INTEL_CORE8G_PCIE_X8 0x3e85 /* Core 8G (S) PCIe x16 */
@@ -5619,7 +5617,7 @@
#define PCI_PRODUCT_INTEL_COFLK_U_GT3_2 0x3ea6 /* Iris Plus Graphics 645 */
#define PCI_PRODUCT_INTEL_COFLK_U_GT3_4 0x3ea8 /* Iris Plus Graphics 655 */
#define PCI_PRODUCT_INTEL_COFLK_U_GT2_2 0x3ea9 /* UHD Graphics 620 */
-#define PCI_PRODUCT_INTEL_XEONE_S_D_HOST_DRAM_6C 0x3ec2 /* Xeon E (S, Desktop) Host Bridge, DRAM */
+#define PCI_PRODUCT_INTEL_CORE8G_S_HOST_DRAM_6C 0x3ec2 /* Core 8G (S) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_CORE8G_H_H_HOST_DRAM_6C 0x3ec4 /* Core 8G (H, Halo) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_XEONE_S_W_HOST_DRAM_6C 0x3ec6 /* Xeon E (S, WS) Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_XEONE_S_S_HOST_DRAM_6C 0x3eca /* Xeon E (S, Server) Host Bridge, DRAM */
@@ -5737,37 +5735,47 @@
#define PCI_PRODUCT_INTEL_5HS_H_GSPI_2 0x43fb /* 500 Series PCH-H GSPI 2 */
#define PCI_PRODUCT_INTEL_5HS_H_ISH 0x43fc /* 500 Series PCH-H Integrated Sensor Hub */
#define PCI_PRODUCT_INTEL_5HS_H_GSPI_3 0x43fd /* 500 Series PCH-H GSPI 3 */
+#define PCI_PRODUCT_INTEL_EHL_DPTF 0x4503 /* Elkhart Lake DPTF */
+#define PCI_PRODUCT_INTEL_EHL_GNA 0x4511 /* Elkhart Lake GNA */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_3 0x4512 /* Elkhart Lake Transaction Router (SKU 3) */
-#define PCI_PRODUCT_INTEL_EHL_TROUTER_3A 0x451e /* Elkhart Lake Transaction Router (SKU 3A) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_5 0x4514 /* Elkhart Lake Transaction Router (SKU 5) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_8 0x4516 /* Elkhart Lake Transaction Router (SKU 8) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_12 0x4518 /* Elkhart Lake Transaction Router (SKU 12) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_3A 0x451e /* Elkhart Lake Transaction Router (SKU 3A) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_1 0x4522 /* Elkhart Lake Transaction Router (SKU 1) */
-#define PCI_PRODUCT_INTEL_EHL_TROUTER_1A 0x4538 /* Elkhart Lake Transaction Router (SKU 1A) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_4 0x4526 /* Elkhart Lake Transaction Router (SKU 4) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_6 0x4528 /* Elkhart Lake Transaction Router (SKU 6) */
+#define PCI_PRODUCT_INTEL_EHL_TRACE_2 0x4529 /* Elkhart Lake Trace Hub (Compute Die) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_7 0x452a /* Elkhart Lake Transaction Router (SKU 7) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_9 0x452c /* Elkhart Lake Transaction Router (SKU 9) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_10 0x452e /* Elkhart Lake Transaction Router (SKU 10) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_11 0x4532 /* Elkhart Lake Transaction Router (SKU 11) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_1A 0x4538 /* Elkhart Lake Transaction Router (SKU 1A) */
#define PCI_PRODUCT_INTEL_EHL_TROUTER_2 0x453a /* Elkhart Lake Transaction Router (SKU 2) */
#define PCI_PRODUCT_INTEL_EHL_GPU_16 0x4551 /* Elkhart Lake GPU (16EU) */
#define PCI_PRODUCT_INTEL_EHL_GPU_32_SUPER 0x4551 /* Elkhart Lake GPU (32EU Super) */
#define PCI_PRODUCT_INTEL_EHL_GPU_32 0x4551 /* Elkhart Lake GPU (32EU) */
-#define PCI_PRODUCT_INTEL_EHL_DPTF 0x4503 /* Elkhart Lake DPTF */
-#define PCI_PRODUCT_INTEL_EHL_GNA 0x4511 /* Elkhart Lake GNA */
-#define PCI_PRODUCT_INTEL_EHL_TRACE_2 0x4529 /* Elkhart Lake Trace Hub (Compute Die) */
+#define PCI_PRODUCT_INTEL_ADL_U15_2_8_HOST 0x4601 /* Alder Lake (U15,2+8) Host */
+#define PCI_PRODUCT_INTEL_ADL_U9_2_8_HOST 0x4602 /* Alder Lake (U9,2+8) Host */
+#define PCI_PRODUCT_INTEL_ADL_U15_2_4_HOST 0x4609 /* Alder Lake (U15,2+4) Host */
+#define PCI_PRODUCT_INTEL_ADL_U9_2_4_HOST 0x460a /* Alder Lake (U9,2+4) Host */
#define PCI_PRODUCT_INTEL_ADL_PCIE_RP_0 0x460d /* Alder Lake PCIe G5 Root Port 0 (x16) */
#define PCI_PRODUCT_INTEL_ADL_XDCI 0x460e /* Alder Lake USB-C Device (xDCI) */
#define PCI_PRODUCT_INTEL_ADL_S_2_0_HOST 0x4610 /* Alder Lake (S,2+0) Host */
+#define PCI_PRODUCT_INTEL_ADL_U15_1_4_HOST 0x4619 /* Alder Lake (U15,1+4) Host */
+#define PCI_PRODUCT_INTEL_ADL_U9_1_4_HOST 0x461a /* Alder Lake (U9,1+4) Host */
#define PCI_PRODUCT_INTEL_ADL_DTT 0x461d /* Alder Lake Dynamic Tuning Technology */
#define PCI_PRODUCT_INTEL_ADL_XHCI 0x461e /* Alder Lake USB-C Host (xHCI) */
#define PCI_PRODUCT_INTEL_ADL_TBT_PCIE_3 0x461f /* Alder Lake Thunderbolt PCIe 3 */
#define PCI_PRODUCT_INTEL_ADL_H_4_8_HOST 0x4621 /* Alder Lake (H,4+8) Host */
+#define PCI_PRODUCT_INTEL_ADL_HX_4_8_HOST 0x4623 /* Alder Lake (HX,4+8) Host */
#define PCI_PRODUCT_INTEL_ADL_H_4_4_HOST 0x4629 /* Alder Lake (H,4+4) Host */
+#define PCI_PRODUCT_INTEL_ADL_HX_4_4_HOST 0x462b /* Alder Lake (HX,4+4) Host */
#define PCI_PRODUCT_INTEL_ADL_PCIE_RP_1 0x462d /* Alder Lake PCIe G5 Root Port 1 (x8) */
#define PCI_PRODUCT_INTEL_ADL_TBT_PCIE_2 0x462f /* Alder Lake Thunderbolt PCIe 2 */
#define PCI_PRODUCT_INTEL_ADL_S_4_0_HOST 0x4630 /* Alder Lake (S,4+0) Host */
+#define PCI_PRODUCT_INTEL_ADL_HX_8_8_HOST 0x4637 /* Alder Lake (HX,8+8) Host */
+#define PCI_PRODUCT_INTEL_ADL_HX_6_8_HOST 0x463b /* Alder Lake (HX,6+8) Host */
#define PCI_PRODUCT_INTEL_ADL_PCIE_RP_3 0x463d /* Alder Lake PCIe G4 Root Port 3 (x4) */
#define PCI_PRODUCT_INTEL_ADL_TBTDMA_0 0x463e /* Alder Lake Thunderbolt DMA 0 */
#define PCI_PRODUCT_INTEL_ADL_TBT_PCIE_1 0x463f /* Alder Lake Thunderbolt PCIe 1 */
@@ -5787,11 +5795,17 @@
#define PCI_PRODUCT_INTEL_ADL_VMD 0x467f /* Alder Lake Volume Management Device */
#define PCI_PRODUCT_INTEL_ADL_IGD_1 0x4680 /* Alder Lake Graphics (32EU) */
#define PCI_PRODUCT_INTEL_ADL_IGD_2 0x4682 /* Alder Lake Graphics (24EU) */
+#define PCI_PRODUCT_INTEL_ADL_IGD_8 0x4688 /* Alder Lake Graphics (32EU) */
+#define PCI_PRODUCT_INTEL_ADL_IGD_9 0x468b /* Alder Lake Graphics (16EU) */
#define PCI_PRODUCT_INTEL_ADL_IGD_3 0x4690 /* Alder Lake Graphics (32EU) */
#define PCI_PRODUCT_INTEL_ADL_IGD_4 0x4692 /* Alder Lake Graphics (24EU) */
#define PCI_PRODUCT_INTEL_ADL_IGD_5 0x4693 /* Alder Lake Graphics (16EU) */
-#define PCI_PRODUCT_INTEL_ADL_IGD_6 0x46a6 /* Alder Lake Graphics */
-#define PCI_PRODUCT_INTEL_ADL_IGD_7 0x46a3 /* Alder Lake Graphics */
+#define PCI_PRODUCT_INTEL_ADL_IGD_6 0x46a3 /* Alder Lake Graphics (48EU) */
+#define PCI_PRODUCT_INTEL_ADL_IGD_7 0x46a6 /* Alder Lake Graphics */
+#define PCI_PRODUCT_INTEL_ADL_IGD_10 0x46a8 /* Alder Lake Graphics */
+#define PCI_PRODUCT_INTEL_ADL_IGD_11 0x46aa /* Alder Lake Graphics */
+#define PCI_PRODUCT_INTEL_ADL_IGD_12 0x46b3 /* Alder Lake Graphics */
+#define PCI_PRODUCT_INTEL_ADL_IGD_13 0x46c3 /* Alder Lake Graphics */
#define PCI_PRODUCT_INTEL_EHL_ESPI 0x4b00 /* Elkhart Lake eSPI */
#define PCI_PRODUCT_INTEL_EHL_P2SB 0x4b20 /* Elkhart Lake P2SB */
#define PCI_PRODUCT_INTEL_EHL_PMC 0x4b21 /* Elkhart Lake PMC */
@@ -5831,8 +5845,8 @@
#define PCI_PRODUCT_INTEL_EHL_AHCI 0x4b60 /* Elkhart Lake AHCI */
#define PCI_PRODUCT_INTEL_EHL_HPET 0x4b68 /* Elkhart Lake HPET */
#define PCI_PRODUCT_INTEL_EHL_IOAPIC 0x4b69 /* Elkhart Lake IOAPIC */
+#define PCI_PRODUCT_INTEL_EHL_CSE_PTTDMA 0x4b6b /* Elkhart Lake CSE PTT DMA */
#define PCI_PRODUCT_INTEL_EHL_CSE_UMA 0x4b6c /* Elkhart Lake CSE UMA Access */
-#define PCI_PRODUCT_INTEL_EHL_CSE_PTTDMA 0x4b6b /* Elkhart Lake CSE PTT DMA */
#define PCI_PRODUCT_INTEL_EHL_CSE_HECI_0 0x4b70 /* Elkhart Lake CSE HECI 0 */
#define PCI_PRODUCT_INTEL_EHL_CSE_HECI_1 0x4b71 /* Elkhart Lake CSE HECI 1 */
#define PCI_PRODUCT_INTEL_EHL_CSE_HECI_2 0x4b74 /* Elkhart Lake CSE HECI 2 */
@@ -5945,7 +5959,7 @@
#define PCI_PRODUCT_INTEL_JSL_TROUTER_4_2 0x4e24 /* Jasper Lake Processor Transaction Router (SKU 4) */
#define PCI_PRODUCT_INTEL_JSL_TROUTER_4_3 0x4e26 /* Jasper Lake Processor Transaction Router (SKU 4) */
#define PCI_PRODUCT_INTEL_JSL_TROUTER_4_4 0x4e28 /* Jasper Lake Processor Transaction Router (SKU 4) */
-#define PCI_PRODUCT_INTEL_JSL_TRACE_2 0x4da6 /* Jasper Lake Intel Trace Hub (Compute Die) */
+#define PCI_PRODUCT_INTEL_JSL_TRACE_2 0x4e29 /* Jasper Lake Intel Trace Hub (Compute Die) */
#define PCI_PRODUCT_INTEL_JSL_GPU_EU_16 0x4e55 /* Jasper Lake GPU 16 EU */
#define PCI_PRODUCT_INTEL_JSL_GPU_EU_24 0x4e61 /* Jasper Lake GPU 24 EU */
#define PCI_PRODUCT_INTEL_JSL_GPU_EU_32 0x4e71 /* Jasper Lake GPU 32 EU */
@@ -5973,6 +5987,56 @@
#define PCI_PRODUCT_INTEL_EP80579_LAN_1 0x5040 /* EP80579 LAN */
#define PCI_PRODUCT_INTEL_EP80579_LAN_2 0x5044 /* EP80579 LAN */
Home |
Main Index |
Thread Index |
Old Index