Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch/alpha/pci Define some additional Cchip registers.
details: https://anonhg.NetBSD.org/src/rev/1e054bb2a4a3
branches: trunk
changeset: 938992:1e054bb2a4a3
user: thorpej <thorpej%NetBSD.org@localhost>
date: Wed Sep 23 00:46:17 2020 +0000
description:
Define some additional Cchip registers.
diffstat:
sys/arch/alpha/pci/tsreg.h | 8 +++++++-
1 files changed, 7 insertions(+), 1 deletions(-)
diffs (22 lines):
diff -r 1ab71e4c968d -r 1e054bb2a4a3 sys/arch/alpha/pci/tsreg.h
--- a/sys/arch/alpha/pci/tsreg.h Tue Sep 22 23:12:06 2020 +0000
+++ b/sys/arch/alpha/pci/tsreg.h Wed Sep 23 00:46:17 2020 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: tsreg.h,v 1.7 2014/02/21 12:23:30 jdc Exp $ */
+/* $NetBSD: tsreg.h,v 1.8 2020/09/23 00:46:17 thorpej Exp $ */
/*-
* Copyright (c) 1999 by Ross Harvey. All rights reserved.
@@ -124,6 +124,12 @@
#define TS_C_TTR 0x101##a000##0580UL
#define TS_C_TDR 0x101##a000##05c0UL
+#define TS_C_DIM2 0x101##a000##0600UL
+#define TS_C_DIM3 0x101##a000##0640UL
+#define TS_C_DIR2 0x101##a000##0680UL
+#define TS_C_DIR3 0x101##a000##06c0UL
+#define TS_C_IIC2 0x101##a000##0700UL
+#define TS_C_IIC3 0x101##a000##0740UL
/*
* Dchip CSR Map
Home |
Main Index |
Thread Index |
Old Index