Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch/usermode/usermode Add the kgdb meat
details: https://anonhg.NetBSD.org/src/rev/378bccc2a1b4
branches: trunk
changeset: 834188:378bccc2a1b4
user: reinoud <reinoud%NetBSD.org@localhost>
date: Wed Aug 01 10:22:20 2018 +0000
description:
Add the kgdb meat
diffstat:
sys/arch/usermode/usermode/cpufunc.S | 75 ++++++
sys/arch/usermode/usermode/db_memrw.c | 257 +++++++++++++++++++++++
sys/arch/usermode/usermode/kgdb_machdep.c | 324 ++++++++++++++++++++++++++++++
3 files changed, 656 insertions(+), 0 deletions(-)
diffs (truncated from 668 to 300 lines):
diff -r bdde201ceca7 -r 378bccc2a1b4 sys/arch/usermode/usermode/cpufunc.S
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/sys/arch/usermode/usermode/cpufunc.S Wed Aug 01 10:22:20 2018 +0000
@@ -0,0 +1,75 @@
+
+#include <machine/asm.h>
+#include "assym.h"
+
+#if defined(__i386__)
+
+ENTRY(breakpoint)
+ .byte 0xcc // BKPT_INST
+ ret
+
+#error implement setjmp/longjmp for i386
+
+#elif defined(__amd64__)
+ENTRY(breakpoint)
+ .byte 0xcc // BKPT_INST, int3
+ ret
+
+/*
+ * int setjmp(label_t *)
+ *
+ * Used primarily by DDB.
+ */
+ENTRY(setjmp)
+ /*
+ * Only save registers that must be preserved across function
+ * calls according to the ABI (%rbx, %rsp, %rbp, %r12-%r15)
+ * and %rip.
+ */
+ movq %rdi,%rax
+ movq %rbx,(%rax)
+ movq %rsp,8(%rax)
+ movq %rbp,16(%rax)
+ movq %r12,24(%rax)
+ movq %r13,32(%rax)
+ movq %r14,40(%rax)
+ movq %r15,48(%rax)
+ movq (%rsp),%rdx
+ movq %rdx,56(%rax)
+ xorl %eax,%eax
+ ret
+END(setjmp)
+
+/*
+ * int longjmp(label_t *)
+ *
+ * Used primarily by DDB.
+ */
+ENTRY(longjmp)
+ movq %rdi,%rax
+ movq (%rax),%rbx
+ movq 8(%rax),%rsp
+ movq 16(%rax),%rbp
+ movq 24(%rax),%r12
+ movq 32(%rax),%r13
+ movq 40(%rax),%r14
+ movq 48(%rax),%r15
+ movq 56(%rax),%rdx
+ movq %rdx,(%rsp)
+ movl $1,%eax
+ ret
+END(longjmp)
+#elif defined(__arm__)
+
+ENTRY(breakpoint)
+ BKPT_ASM
+ mov pc, lr
+
+#error implement setjmp/longjmp for arm32
+
+#else
+
+#error port me
+
+#endif
+
diff -r bdde201ceca7 -r 378bccc2a1b4 sys/arch/usermode/usermode/db_memrw.c
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/sys/arch/usermode/usermode/db_memrw.c Wed Aug 01 10:22:20 2018 +0000
@@ -0,0 +1,257 @@
+/* $NetBSD: db_memrw.c,v 1.1 2018/08/01 10:22:20 reinoud Exp $ */
+
+/*-
+ * Copyright (c) 1996, 2000 The NetBSD Foundation, Inc.
+ * All rights reserved.
+ *
+ * This code is derived from software contributed to The NetBSD Foundation
+ * by Gordon W. Ross and Jason R. Thorpe.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
+ * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+ * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
+ * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
+ * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+/*
+ * Interface to the debugger for virtual memory read/write.
+ * This file is shared by DDB and KGDB, and must work even
+ * when only KGDB is included (thus no db_printf calls).
+ *
+ * To write in the text segment, we have to first make
+ * the page writable, do the write, then restore the PTE.
+ * For writes outside the text segment, and all reads,
+ * just do the access -- if it causes a fault, the debugger
+ * will recover with a longjmp to an appropriate place.
+ *
+ * ALERT! If you want to access device registers with a
+ * specific size, then the read/write functions have to
+ * make sure to do the correct sized pointer access.
+ *
+ * Modified for i386 from hp300 version by
+ * Jason R. Thorpe <thorpej%zembu.com@localhost>.
+ *
+ * Basic copy to amd64 by fvdl.
+ *
+ * i386 and amd64 merge by jym.
+ */
+
+#include <sys/cdefs.h>
+__KERNEL_RCSID(0, "$NetBSD: db_memrw.c,v 1.1 2018/08/01 10:22:20 reinoud Exp $");
+
+#include <sys/param.h>
+#include <sys/proc.h>
+#include <sys/systm.h>
+
+#include <machine/pmap.h>
+#include <machine/db_machdep.h>
+#include <uvm/uvm_extern.h>
+
+#include <ddb/db_access.h>
+#include <ddb/db_output.h>
+
+#include <machine/thunk.h>
+
+int
+db_validate_address(vaddr_t addr)
+{
+ struct proc *p = curproc;
+ struct pmap *pmap;
+
+ if (!p || !p->p_vmspace || !p->p_vmspace->vm_map.pmap ||
+ addr >= VM_MIN_KERNEL_ADDRESS) {
+ /* XXX safe??? */
+ return false;
+ }
+
+ pmap = p->p_vmspace->vm_map.pmap;
+ return (pmap_extract(pmap, addr, NULL) == false);
+}
+
+/*
+ * Read bytes from kernel address space for debugger.
+ */
+void
+db_read_bytes(vaddr_t addr, size_t size, char *data)
+{
+ char *src;
+
+ src = (char *)addr;
+
+ if (db_validate_address((vaddr_t)src)) {
+ printf("address %p is invalid\n", src);
+ return;
+ }
+
+ if (size == 8) {
+ *((long *)data) = *((long *)src);
+ return;
+ }
+
+ if (size == 4) {
+ *((int *)data) = *((int *)src);
+ return;
+ }
+
+ if (size == 2) {
+ *((short *)data) = *((short *)src);
+ return;
+ }
+
+ while (size-- > 0) {
+ if (db_validate_address((vaddr_t)src)) {
+ printf("address %p is invalid\n", src);
+ return;
+ }
+
+ *data++ = *src++;
+ }
+}
+
+/*
+ * Write bytes somewhere in the kernel text. Make the text
+ * pages writable temporarily.
+ */
+#if 0
+static void
+db_write_text(vaddr_t addr, size_t size, const char *data)
+{
+ panic("%s: implement me\n", __func__);
+
+ pt_entry_t *ppte, pte;
+ size_t limit;
+ char *dst;
+
+ if (size == 0)
+ return;
+
+ dst = (char *)addr;
+
+ do {
+ addr = (vaddr_t)dst;
+ /*
+ * Get the PTE for the page.
+ */
+ ppte = kvtopte(addr);
+ pte = *ppte;
+
+ if ((pte & PG_V) == 0) {
+ printf(" address %p not a valid page\n", dst);
+ return;
+ }
+
+ /*
+ * Compute number of bytes that can be written
+ * with this mapping and subtract it from the
+ * total size.
+ */
+ if (pte & PG_PS)
+ limit = NBPD_L2 - (addr & (NBPD_L2 - 1));
+ else
+ limit = PAGE_SIZE - (addr & PGOFSET);
+ if (limit > size)
+ limit = size;
+ size -= limit;
+
+ /*
+ * Make the kernel text page writable.
+ */
+ pmap_pte_clearbits(ppte, PG_KR);
+ pmap_pte_setbits(ppte, PG_KW);
+ pmap_update_pg(addr);
+
+ /*
+ * MULTIPROCESSOR: no shootdown required as the PTE continues to
+ * map the same page and other CPUs do not need write access.
+ */
+
+ /*
+ * Page is now writable. Do as much access as we
+ * can in this page.
+ */
+ for (; limit > 0; limit--)
+ *dst++ = *data++;
+
+ /*
+ * Turn the page back to read-only.
+ */
+ pmap_pte_clearbits(ppte, PG_KW);
+ pmap_pte_setbits(ppte, PG_KR);
+ pmap_update_pg(addr);
+
+ /*
+ * MULTIPROCESSOR: no shootdown required as all other CPUs
+ * should be in CPUF_PAUSE state and will not cache the PTE
+ * with the write access set.
+ */
+ } while (size != 0);
+}
+#endif
+
+#include <machine/thunk.h>
+/*
+ * Write bytes to kernel address space for debugger.
+ */
+void
+db_write_bytes(vaddr_t addr, size_t size, const char *data)
+{
+// extern struct bootspace bootspace;
+ char *dst;
+// size_t i;
+
Home |
Main Index |
Thread Index |
Old Index