Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/dev/pci VGA 16 bit decode bit is not bit 3 but bit 4.
details: https://anonhg.NetBSD.org/src/rev/a3e6f9aca271
branches: trunk
changeset: 833580:a3e6f9aca271
user: msaitoh <msaitoh%NetBSD.org@localhost>
date: Mon Jul 02 03:52:32 2018 +0000
description:
VGA 16 bit decode bit is not bit 3 but bit 4.
diffstat:
sys/dev/pci/pcireg.h | 4 ++--
sys/dev/pci/ppbreg.h | 4 ++--
2 files changed, 4 insertions(+), 4 deletions(-)
diffs (36 lines):
diff -r ef45ae6d5188 -r a3e6f9aca271 sys/dev/pci/pcireg.h
--- a/sys/dev/pci/pcireg.h Sun Jul 01 23:41:37 2018 +0000
+++ b/sys/dev/pci/pcireg.h Mon Jul 02 03:52:32 2018 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: pcireg.h,v 1.138 2018/05/09 03:50:51 msaitoh Exp $ */
+/* $NetBSD: pcireg.h,v 1.139 2018/07/02 03:52:32 msaitoh Exp $ */
/*
* Copyright (c) 1995, 1996, 1999, 2000
@@ -1327,7 +1327,7 @@
#define PCI_BRIDGE_CONTROL_SERR (1 << 1)
#define PCI_BRIDGE_CONTROL_ISA (1 << 2)
#define PCI_BRIDGE_CONTROL_VGA (1 << 3)
-#define PCI_BRIDGE_CONTROL_VGA16 (1 << 3)
+#define PCI_BRIDGE_CONTROL_VGA16 (1 << 4)
#define PCI_BRIDGE_CONTROL_MABRT (1 << 5)
#define PCI_BRIDGE_CONTROL_SECBR (1 << 6)
#define PCI_BRIDGE_CONTROL_SECFASTB2B (1 << 7)
diff -r ef45ae6d5188 -r a3e6f9aca271 sys/dev/pci/ppbreg.h
--- a/sys/dev/pci/ppbreg.h Sun Jul 01 23:41:37 2018 +0000
+++ b/sys/dev/pci/ppbreg.h Mon Jul 02 03:52:32 2018 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: ppbreg.h,v 1.8 2017/12/18 04:48:28 msaitoh Exp $ */
+/* $NetBSD: ppbreg.h,v 1.9 2018/07/02 04:04:08 msaitoh Exp $ */
/*
* Copyright (c) 1996 Christopher G. Demetriou. All rights reserved.
@@ -100,7 +100,7 @@
#define PPB_BC_SERR_ENABLE (1U << (1 + PPB_BC_BITBASE))
#define PPB_BC_ISA_ENABLE (1U << (2 + PPB_BC_BITBASE))
#define PPB_BC_VGA_ENABLE (1U << (3 + PPB_BC_BITBASE))
-#define PPB_BC_VGA16_ENABLE (1U << (3 + PPB_BC_BITBASE))
+#define PPB_BC_VGA16_ENABLE (1U << (4 + PPB_BC_BITBASE))
#define PPB_BC_MASTER_ABORT_MODE (1U << (5 + PPB_BC_BITBASE))
#define PPB_BC_SECONDARY_RESET (1U << (6 + PPB_BC_BITBASE))
#define PPB_BC_FAST_B2B_ENABLE (1U << (7 + PPB_BC_BITBASE))
Home |
Main Index |
Thread Index |
Old Index