Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/dev/i2c Add driver for Rockchip RK808 Power Management IC.



details:   https://anonhg.NetBSD.org/src/rev/31daefea68bb
branches:  trunk
changeset: 835629:31daefea68bb
user:      jmcneill <jmcneill%NetBSD.org@localhost>
date:      Sun Sep 02 01:16:58 2018 +0000

description:
Add driver for Rockchip RK808 Power Management IC.

diffstat:

 sys/dev/i2c/files.i2c |    9 +-
 sys/dev/i2c/rkpmic.c  |  353 ++++++++++++++++++++++++++++++++++++++++++++++++++
 2 files changed, 361 insertions(+), 1 deletions(-)

diffs (truncated from 377 to 300 lines):

diff -r 807274d63ab0 -r 31daefea68bb sys/dev/i2c/files.i2c
--- a/sys/dev/i2c/files.i2c     Sun Sep 02 01:16:03 2018 +0000
+++ b/sys/dev/i2c/files.i2c     Sun Sep 02 01:16:58 2018 +0000
@@ -1,4 +1,4 @@
-#      $NetBSD: files.i2c,v 1.95 2018/08/29 01:57:38 jmcneill Exp $
+#      $NetBSD: files.i2c,v 1.96 2018/09/02 01:16:58 jmcneill Exp $
 
 obsolete defflag       opt_i2cbus.h            I2C_SCAN
 define i2cbus { }
@@ -349,3 +349,10 @@
 device fan53555reg
 attach fan53555reg at iic
 file   dev/i2c/fan53555.c                      fan53555reg
+
+# Rockchip Power Management IC
+device rkpmic { }
+device rkreg: rkpmic
+attach rkpmic at iic
+attach rkreg at rkpmic
+file   dev/i2c/rkpmic.c                        rkpmic
diff -r 807274d63ab0 -r 31daefea68bb sys/dev/i2c/rkpmic.c
--- /dev/null   Thu Jan 01 00:00:00 1970 +0000
+++ b/sys/dev/i2c/rkpmic.c      Sun Sep 02 01:16:58 2018 +0000
@@ -0,0 +1,353 @@
+/* $NetBSD: rkpmic.c,v 1.1 2018/09/02 01:16:58 jmcneill Exp $ */
+
+/*-
+ * Copyright (c) 2018 Jared McNeill <jmcneill%invisible.ca@localhost>
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
+ * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+ * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
+ * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
+ * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <sys/cdefs.h>
+__KERNEL_RCSID(0, "$NetBSD: rkpmic.c,v 1.1 2018/09/02 01:16:58 jmcneill Exp $");
+
+#include <sys/param.h>
+#include <sys/systm.h>
+#include <sys/kernel.h>
+#include <sys/device.h>
+#include <sys/conf.h>
+#include <sys/bus.h>
+#include <sys/kmem.h>
+
+#include <dev/i2c/i2cvar.h>
+
+#include <dev/fdt/fdtvar.h>
+
+#define        CHIP_NAME_REG           0x17
+#define        CHIP_VER_REG            0x18
+
+struct rkpmic_ctrl {
+       const char *    name;
+       uint8_t         enable_reg;
+       uint8_t         enable_mask;
+       uint8_t         vsel_reg;
+       uint8_t         vsel_mask;
+       u_int           base;
+       u_int           step;   
+};
+
+struct rkpmic_config {
+       const char *    name;
+       const struct rkpmic_ctrl *ctrl;
+       u_int           nctrl;
+};
+
+static const struct rkpmic_ctrl rk808_ctrls[] = {
+       /* DCDC */
+       { .name = "DCDC_REG1",
+         .enable_reg = 0x23,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x2f,     .vsel_mask = __BITS(5,0),
+         .base = 712500,       .step = 12500 },
+       { .name = "DCDC_REG2",
+         .enable_reg = 0x23,   .enable_mask = __BIT(1),
+         .vsel_reg = 0x33,     .vsel_mask = __BITS(5,0),
+         .base = 712500,       .step = 12500 },
+       { .name = "DCDC_REG3",
+         .enable_reg = 0x23,   .enable_mask = __BIT(2) },
+       { .name = "DCDC_REG4",
+         .enable_reg = 0x23,   .enable_mask = __BIT(3),
+         .vsel_reg = 0x38,     .vsel_mask = __BITS(3,0),
+         .base = 1800000,      .step = 100000 },
+
+       /* LDO */
+       { .name = "LDO_REG1",
+         .enable_reg = 0x24,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x3b,     .vsel_mask = __BITS(4,0),
+         .base = 1800000,      .step = 100000 },
+       { .name = "LDO_REG2",
+         .enable_reg = 0x24,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x3d,     .vsel_mask = __BITS(4,0),
+         .base = 1800000,      .step = 100000 },
+       { .name = "LDO_REG3",
+         .enable_reg = 0x24,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x3f,     .vsel_mask = __BITS(3,0),
+         .base = 800000,       .step = 100000 },
+       { .name = "LDO_REG4",
+         .enable_reg = 0x24,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x41,     .vsel_mask = __BITS(4,0),
+         .base = 1800000,      .step = 100000 },
+       { .name = "LDO_REG5",
+         .enable_reg = 0x24,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x43,     .vsel_mask = __BITS(4,0),
+         .base = 1800000,      .step = 100000 },
+       { .name = "LDO_REG6",
+         .enable_reg = 0x24,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x45,     .vsel_mask = __BITS(4,0),
+         .base = 800000,       .step = 100000 },
+       { .name = "LDO_REG7",
+         .enable_reg = 0x24,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x47,     .vsel_mask = __BITS(4,0),
+         .base = 800000,       .step = 100000 },
+       { .name = "LDO_REG8",
+         .enable_reg = 0x24,   .enable_mask = __BIT(0),
+         .vsel_reg = 0x49,     .vsel_mask = __BITS(4,0),
+         .base = 1800000,      .step = 100000 },
+
+       /* SWITCH */
+       { .name = "SWITCH_REG1",
+         .enable_reg = 0x23,   .enable_mask = __BIT(5) },
+       { .name = "SWITCH_REG2",
+         .enable_reg = 0x23,   .enable_mask = __BIT(6) },
+};
+
+static const struct rkpmic_config rk808_config = {
+       .name = "RK808",
+       .ctrl = rk808_ctrls,
+       .nctrl = __arraycount(rk808_ctrls),
+};
+
+struct rkpmic_softc {
+       device_t        sc_dev;
+       i2c_tag_t       sc_i2c;
+       i2c_addr_t      sc_addr;
+       int             sc_phandle;
+
+       struct rkpmic_config *sc_conf;
+};
+
+struct rkreg_softc {
+       device_t        sc_dev;
+       struct rkpmic_softc *sc_pmic;
+       const struct rkpmic_ctrl *sc_ctrl;
+};
+
+struct rkreg_attach_args {
+       const struct rkpmic_ctrl *reg_ctrl;
+       int             reg_phandle;
+};
+
+static const struct device_compatible_entry compat_data[] = {
+       { "rockchip,rk808",     (uintptr_t)&rk808_config },
+       { NULL }
+};
+
+static uint8_t
+rkpmic_read(struct rkpmic_softc *sc, uint8_t reg, int flags)
+{
+       uint8_t val = 0;
+       int error;
+
+       error = iic_smbus_read_byte(sc->sc_i2c, sc->sc_addr, reg, &val, flags);
+       if (error != 0)
+               aprint_error_dev(sc->sc_dev, "error reading reg %#x: %d\n", reg, error);
+
+       return val;
+}
+
+static void
+rkpmic_write(struct rkpmic_softc *sc, uint8_t reg, uint8_t val, int flags)
+{
+       int error;
+
+       error = iic_smbus_write_byte(sc->sc_i2c, sc->sc_addr, reg, val, flags);
+       if (error != 0)
+               aprint_error_dev(sc->sc_dev, "error writing reg %#x: %d\n", reg, error);
+}
+
+#define        I2C_READ(sc, reg)       rkpmic_read((sc), (reg), I2C_F_POLL)
+#define        I2C_WRITE(sc, reg, val) rkpmic_write((sc), (reg), (val), I2C_F_POLL)
+#define        I2C_LOCK(sc)            iic_acquire_bus((sc)->sc_i2c, I2C_F_POLL)
+#define        I2C_UNLOCK(sc)          iic_release_bus((sc)->sc_i2c, I2C_F_POLL)
+
+static int
+rkpmic_match(device_t parent, cfdata_t match, void *aux)
+{
+       struct i2c_attach_args *ia = aux;
+       int match_result;
+
+       if (iic_use_direct_match(ia, match, compat_data, &match_result))
+               return match_result;
+
+       return 0;
+}
+
+static void
+rkpmic_attach(device_t parent, device_t self, void *aux)
+{
+       struct rkpmic_softc * const sc = device_private(self);
+       struct i2c_attach_args *ia = aux;
+       struct rkreg_attach_args raa;
+       const struct device_compatible_entry *entry;
+       int child, regulators;
+       u_int chipid, n;
+
+       iic_compatible_match(ia, compat_data, &entry);
+
+       sc->sc_dev = self;
+       sc->sc_i2c = ia->ia_tag;
+       sc->sc_addr = ia->ia_addr;
+       sc->sc_phandle = ia->ia_cookie;
+       sc->sc_conf = (void *)entry->data;
+
+       aprint_naive("\n");
+       aprint_normal(": %s Power Management IC\n", sc->sc_conf->name);
+
+       I2C_LOCK(sc);
+       chipid = I2C_READ(sc, CHIP_NAME_REG) << 8;
+       chipid |= I2C_READ(sc, CHIP_VER_REG);
+       aprint_debug_dev(self, "Chip ID 0x%04x\n", chipid);
+       I2C_UNLOCK(sc);
+
+       regulators = of_find_firstchild_byname(sc->sc_phandle, "regulators");
+       if (regulators < 0)
+               return;
+
+       for (n = 0; n < sc->sc_conf->nctrl; n++) {
+               child = of_find_firstchild_byname(regulators, sc->sc_conf->ctrl[n].name);
+               if (child < 0)
+                       continue;
+               raa.reg_ctrl = &sc->sc_conf->ctrl[n];
+               raa.reg_phandle = child;
+               config_found(self, &raa, NULL);
+       }
+}
+
+static int
+rkreg_acquire(device_t dev)
+{
+       return 0;
+}
+
+static void
+rkreg_release(device_t dev)
+{
+}
+
+static int
+rkreg_enable(device_t dev, bool enable)
+{
+       struct rkreg_softc * const sc = device_private(dev);
+       const struct rkpmic_ctrl *c = sc->sc_ctrl;
+       uint8_t val;
+
+       if (!c->enable_mask)
+               return EINVAL;
+
+       I2C_LOCK(sc->sc_pmic);
+       val = I2C_READ(sc->sc_pmic, c->enable_reg);
+       if (enable)
+               val |= c->enable_mask;
+       else
+               val &= ~c->enable_mask;
+       I2C_WRITE(sc->sc_pmic, c->enable_reg, val);
+       I2C_UNLOCK(sc->sc_pmic);
+
+       return 0;
+}
+
+static int
+rkreg_set_voltage(device_t dev, u_int min_uvol, u_int max_uvol)
+{
+       struct rkreg_softc * const sc = device_private(dev);
+       const struct rkpmic_ctrl *c = sc->sc_ctrl;
+       uint8_t val;
+       u_int vsel;
+
+       if (!c->vsel_mask)
+               return EINVAL;
+



Home | Main Index | Thread Index | Old Index