Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/netbsd-6]: src/sys/arch/evbsh3/evbsh3 Pull up following revision(s) (req...



details:   https://anonhg.NetBSD.org/src/rev/23a109e0fccb
branches:  netbsd-6
changeset: 776878:23a109e0fccb
user:      martin <martin%NetBSD.org@localhost>
date:      Sat Jan 24 13:45:46 2015 +0000

description:
Pull up following revision(s) (requested by nonaka in ticket #1237):
        sys/arch/evbsh3/evbsh3/bus_dma.c: revision 1.4
Sync with sys/arch/landisk/landisk/bus_dma.c rev.1.15.
Don't call sh_dcache_inv_range() on BUS_DMASYNC_POSTREAD ops
as other mips and arm ports.
All cached data is cared on BUS_DMASYNC_PREREAD and
invalidating cache without writeback could cause unexpected
data loss if specified sync region is not cacheline aligned.
This may fix "ffs_alloccg: map corrupted" panic on acardide IDE disks,
which didn't happen on USB HDD.

diffstat:

 sys/arch/evbsh3/evbsh3/bus_dma.c |  9 ++-------
 1 files changed, 2 insertions(+), 7 deletions(-)

diffs (30 lines):

diff -r 40b0b75dbc8c -r 23a109e0fccb sys/arch/evbsh3/evbsh3/bus_dma.c
--- a/sys/arch/evbsh3/evbsh3/bus_dma.c  Fri Jan 16 19:45:51 2015 +0000
+++ b/sys/arch/evbsh3/evbsh3/bus_dma.c  Sat Jan 24 13:45:46 2015 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: bus_dma.c,v 1.3 2011/07/19 15:44:52 dyoung Exp $       */
+/*     $NetBSD: bus_dma.c,v 1.3.8.1 2015/01/24 13:45:46 martin Exp $   */
 
 /*
  * Copyright (c) 2005 NONAKA Kimihiro <nonaka%netbsd.org@localhost>
@@ -26,7 +26,7 @@
  */
 
 #include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: bus_dma.c,v 1.3 2011/07/19 15:44:52 dyoung Exp $");
+__KERNEL_RCSID(0, "$NetBSD: bus_dma.c,v 1.3.8.1 2015/01/24 13:45:46 martin Exp $");
 
 #include <sys/param.h>
 #include <sys/systm.h>
@@ -545,11 +545,6 @@
                        if (SH_HAS_WRITEBACK_CACHE)
                                sh_dcache_wb_range(naddr, minlen);
                        break;
-
-               case BUS_DMASYNC_POSTREAD:
-               case BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE:
-                       sh_dcache_inv_range(naddr, minlen);
-                       break;
                }
                offset = 0;
                len -= minlen;



Home | Main Index | Thread Index | Old Index