Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/arch/mips Use .set arch=xlr to access RMI specific instr...



details:   https://anonhg.NetBSD.org/src/rev/acb0211cb865
branches:  trunk
changeset: 764243:acb0211cb865
user:      matt <matt%NetBSD.org@localhost>
date:      Thu Apr 14 09:25:05 2011 +0000

description:
Use .set arch=xlr to access RMI specific instructions.

diffstat:

 sys/arch/mips/mips/db_interface.c |   8 ++++----
 sys/arch/mips/mips/mipsX_subr.S   |   7 +++++--
 sys/arch/mips/rmi/rmixl_fmnvar.h  |  12 ++++++------
 sys/arch/mips/rmi/rmixl_subr.S    |  14 +++++---------
 4 files changed, 20 insertions(+), 21 deletions(-)

diffs (153 lines):

diff -r 7311a45f2b30 -r acb0211cb865 sys/arch/mips/mips/db_interface.c
--- a/sys/arch/mips/mips/db_interface.c Thu Apr 14 09:16:23 2011 +0000
+++ b/sys/arch/mips/mips/db_interface.c Thu Apr 14 09:25:05 2011 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: db_interface.c,v 1.71 2011/04/14 05:09:34 cliff Exp $  */
+/*     $NetBSD: db_interface.c,v 1.72 2011/04/14 09:25:05 matt Exp $   */
 
 /*
  * Mach Operating System
@@ -27,7 +27,7 @@
  */
 
 #include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: db_interface.c,v 1.71 2011/04/14 05:09:34 cliff Exp $");
+__KERNEL_RCSID(0, "$NetBSD: db_interface.c,v 1.72 2011/04/14 09:25:05 matt Exp $");
 
 #include "opt_multiprocessor.h"
 #include "opt_cputype.h"       /* which mips CPUs do we support? */
@@ -675,7 +675,7 @@
        /* value = CR[addr] */
        __asm volatile(                                                 \
                ".set push                      \n\t"                   \
-               ".set mips64                    \n\t"                   \
+               ".set arch=xlr                  \n\t"                   \
                ".set noat                      \n\t"                   \
                "mfcr %0,%1                     \n\t"                   \
                ".set pop                       \n\t"                   \
@@ -705,7 +705,7 @@
        /* CR[addr] = value */
        __asm volatile(                                                 \
                ".set push                      \n\t"                   \
-               ".set mips64                    \n\t"                   \
+               ".set arch=xlr                  \n\t"                   \
                ".set noat                      \n\t"                   \
                "mtcr %0,%1                     \n\t"                   \
                ".set pop                       \n\t"                   \
diff -r 7311a45f2b30 -r acb0211cb865 sys/arch/mips/mips/mipsX_subr.S
--- a/sys/arch/mips/mips/mipsX_subr.S   Thu Apr 14 09:16:23 2011 +0000
+++ b/sys/arch/mips/mips/mipsX_subr.S   Thu Apr 14 09:25:05 2011 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: mipsX_subr.S,v 1.44 2011/04/14 05:51:27 cliff Exp $    */
+/*     $NetBSD: mipsX_subr.S,v 1.45 2011/04/14 09:25:05 matt Exp $     */
 
 /*
  * Copyright 2002 Wasabi Systems, Inc.
@@ -1440,11 +1440,14 @@
        PTR_LA  k0, panic                       # return to panic
        PTR_LA  a0, 9f                          # panicstr
        _MFC0   a1, MIPS_COP_0_ERROR_PC
-#if defined(MIPS64_XLS)
+#if defined(MIPS64_XLS) && defined(MIPS64)
+       .set    push
+       .set    arch=xlr
        li      k1, 0x309       /* L1D_CACHE_ERROR_LOG */
        mfcr    a2, k1
        li      k1, 0x30b       /* L1D_CACHE_INTERRUPT */
        mfcr    a3, k1
+       .set    pop
 #if defined(__mips_o32)
 #error O32 not supported.
 #endif
diff -r 7311a45f2b30 -r acb0211cb865 sys/arch/mips/rmi/rmixl_fmnvar.h
--- a/sys/arch/mips/rmi/rmixl_fmnvar.h  Thu Apr 14 09:16:23 2011 +0000
+++ b/sys/arch/mips/rmi/rmixl_fmnvar.h  Thu Apr 14 09:25:05 2011 +0000
@@ -1,4 +1,4 @@
-/*     $Id: rmixl_fmnvar.h,v 1.2 2011/02/20 07:48:37 matt Exp $        */
+/*     $Id: rmixl_fmnvar.h,v 1.3 2011/04/14 09:25:05 matt Exp $        */
 /*-
  * Copyright (c) 2010 The NetBSD Foundation, Inc.
  * All rights reserved.
@@ -102,7 +102,7 @@
                                                                        \
        __asm volatile(                                                 \
                ".set push"                     "\n\t"                  \
-               ".set mips64"                   "\n\t"                  \
+               ".set arch=xlr"                 "\n\t"                  \
                "mfc2 %0,$%1,%2"                "\n\t"                  \
                ".set pop"                      "\n\t"                  \
            : "=r"(__val) : "n"(regnum), "n"(sel));                     \
@@ -115,7 +115,7 @@
                                                                        \
        __asm volatile(                                                 \
                ".set push"                     "\n\t"                  \
-               ".set mips64"                   "\n\t"                  \
+               ".set arch=xlr"                 "\n\t"                  \
                "mtc2 %0,$%1,%2"                "\n\t"                  \
                ".set pop"                      "\n\t"                  \
            :: "r"(__val), "n"(regnum), "n"(sel));                      \
@@ -150,7 +150,7 @@
        __asm__ volatile (
                ".set push"             "\n\t"
                ".set noreorder"        "\n\t"
-               ".set mips64"           "\n\t"
+               ".set arch=xlr"         "\n\t"
                "sync"                  "\n\t"
                "msgsnd %0"             "\n\t"
                ".set pop"              "\n\t"
@@ -163,7 +163,7 @@
        __asm__ volatile (
                ".set push"             "\n\t"
                ".set noreorder"        "\n\t"
-               ".set mips64"           "\n\t"
+               ".set arch=xlr"         "\n\t"
                "msgld %0"              "\n\t"
                ".set pop"              "\n\t"
                        :: "r"(bucket));
@@ -179,7 +179,7 @@
        __asm__ volatile (
                ".set push"             "\n\t"
                ".set noreorder"        "\n\t"
-               ".set mips64"           "\n\t"
+               ".set arch=xlr"         "\n\t"
                "addu %0,%0,0"          "\n\t"
                "msgwait %0"            "\n\t"
                ".set pop"              "\n\t"
diff -r 7311a45f2b30 -r acb0211cb865 sys/arch/mips/rmi/rmixl_subr.S
--- a/sys/arch/mips/rmi/rmixl_subr.S    Thu Apr 14 09:16:23 2011 +0000
+++ b/sys/arch/mips/rmi/rmixl_subr.S    Thu Apr 14 09:25:05 2011 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: rmixl_subr.S,v 1.4 2011/04/14 05:20:08 cliff Exp $     */
+/*     $NetBSD: rmixl_subr.S,v 1.5 2011/04/14 09:25:05 matt Exp $      */
 
 /*-
  * Copyright (c) 2010 The NetBSD Foundation, Inc.
@@ -37,17 +37,16 @@
 #include <mips/asm.h>
 #include <mips/cpuregs.h>
 
-RCSID("$NetBSD: rmixl_subr.S,v 1.4 2011/04/14 05:20:08 cliff Exp $");
+RCSID("$NetBSD: rmixl_subr.S,v 1.5 2011/04/14 09:25:05 matt Exp $");
 
 #include "assym.h"
 
 #define RMIXL_COP_0_EIRR       _(9), 6
 #define RMIXL_COP_0_EIMR       _(9), 7
 
-       .set    push
-        .set    noreorder
-        .set    mips64
-        .text
+       .set    noreorder
+       .set    arch=xlr
+       .text
 
 /*
  * read XLS Processor Control register
@@ -179,6 +178,3 @@
 END(rmixl_cpu_trampoline)
 
 #endif /* MULTIPROCESSOR */
-
-       .set    pop
-



Home | Main Index | Thread Index | Old Index