Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/dev/ic Add processor interface register definitions.



details:   https://anonhg.NetBSD.org/src/rev/0954d38a5ac7
branches:  trunk
changeset: 542207:0954d38a5ac7
user:      augustss <augustss%NetBSD.org@localhost>
date:      Thu Jan 23 21:17:15 2003 +0000

description:
Add processor interface register definitions.

diffstat:

 sys/dev/ic/cpc700reg.h |  26 ++++++++++++++++++++++++--
 1 files changed, 24 insertions(+), 2 deletions(-)

diffs (40 lines):

diff -r f48c82119c67 -r 0954d38a5ac7 sys/dev/ic/cpc700reg.h
--- a/sys/dev/ic/cpc700reg.h    Thu Jan 23 21:06:50 2003 +0000
+++ b/sys/dev/ic/cpc700reg.h    Thu Jan 23 21:17:15 2003 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: cpc700reg.h,v 1.1 2002/05/21 02:58:25 augustss Exp $   */
+/*     $NetBSD: cpc700reg.h,v 1.2 2003/01/23 21:17:15 augustss Exp $   */
 
 /*
  * Copyright (c) 2002 The NetBSD Foundation, Inc.
@@ -79,7 +79,29 @@
 #define CPC_COM1               0xff600400
 #define CPC_COM_SPEED(bus)     ((bus) / (2 * 4))
 
-/* interrup controller */
+/* processor interface registers */
+#define CPC_PIF_CFGADR         0xff500000
+#define  CPC_PIF_CFG_PRIFOPT1          0x00
+#define  CPC_PIF_CFG_ERRDET1           0x04
+#define  CPC_PIF_CFG_ERREN1            0x08
+#define  CPC_PIF_CFG_CPUERAD           0x0c
+#define  CPC_PIF_CFG_CPUERAT           0x10
+#define  CPC_PIF_CFG_PLBMIFOPT         0x18
+#define  CPC_PIF_CFG_PLBMTLSA1         0x20
+#define  CPC_PIF_CFG_PLBMTLEA1         0x24
+#define  CPC_PIF_CFG_PLBMTLSA2         0x28
+#define  CPC_PIF_CFG_PLBMTLEA2         0x2c
+#define  CPC_PIF_CFG_PLBMTLSA3         0x30
+#define  CPC_PIF_CFG_PLBMTLEA3         0x34
+#define  CPC_PIF_CFG_PLBSNSSA0         0x38
+#define  CPC_PIF_CFG_PLBSNSEA0         0x3c
+#define  CPC_PIF_CFG_BESR              0x40
+#define  CPC_PIF_CFG_BESRSET           0x44
+#define  CPC_PIF_CFG_BEAR              0x4c
+#define  CPC_PIF_CFG_PLBSWRINT         0x80
+#define CPC_PIF_CFGDATA                0xff500004
+
+/* interrupt controller */
 #define CPC_UIC_BASE           0xff500880
 #define CPC_UIC_SIZE           0x00000024
 #define CPC_UIC_SR             0x00000000 /* UIC status (read/clear) */



Home | Main Index | Thread Index | Old Index