Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch/hpcmips/vr change NO_REG_W to ICU_NO_REG_W.
details: https://anonhg.NetBSD.org/src/rev/a054e6793fb8
branches: trunk
changeset: 521958:a054e6793fb8
user: sato <sato%NetBSD.org@localhost>
date: Sat Feb 09 14:54:05 2002 +0000
description:
change NO_REG_W to ICU_NO_REG_W.
diffstat:
sys/arch/hpcmips/vr/icureg.h | 60 ++++++++++++++++++++++----------------------
1 files changed, 30 insertions(+), 30 deletions(-)
diffs (152 lines):
diff -r e90bda560ff3 -r a054e6793fb8 sys/arch/hpcmips/vr/icureg.h
--- a/sys/arch/hpcmips/vr/icureg.h Sat Feb 09 14:47:57 2002 +0000
+++ b/sys/arch/hpcmips/vr/icureg.h Sat Feb 09 14:54:05 2002 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: icureg.h,v 1.5 2001/09/27 13:59:37 sato Exp $ */
+/* $NetBSD: icureg.h,v 1.6 2002/02/09 14:54:05 sato Exp $ */
/*-
* Copyright (c) 1999 Shin Takemura. All rights reserved.
@@ -47,7 +47,7 @@
#error currently missconfiguraton.
#endif
-#define NO_REG_W 0 /* no register */
+#define ICU_NO_REG_W 0xffffffff /* no register */
/* SYSINT1 & MSYSINT1 */
@@ -100,8 +100,8 @@
/* AIUINT & MAIUINT */
#define VR4102_AIUINT_REG_W 0x004 /* Level2 AIU intr reg */
#define VR4102_MAIUINT_REG_W 0x010 /* Level2 Mask AIU intr reg */
-#define VR4122_AIUINT_REG_W NO_REG_W /* Level2 AIU intr reg */
-#define VR4122_MAIUINT_REG_W NO_REG_W /* Level2 Mask AIU intr reg */
+#define VR4122_AIUINT_REG_W ICU_NO_REG_W /* Level2 AIU intr reg */
+#define VR4122_MAIUINT_REG_W ICU_NO_REG_W /* Level2 Mask AIU intr reg */
#define VR4181_AIUINT_REG_W 0x004 /* Level2 AIU intr reg */
#define VR4181_MAIUINT_REG_W 0x010 /* Level2 Mask AIU intr reg */
#if defined SINGLE_VRIP_BASE
@@ -131,8 +131,8 @@
/* KIUINT & MKIUINT */
#define VR4102_KIUINT_REG_W 0x006 /* Level2 KIU intr reg */
#define VR4102_MKIUINT_REG_W 0x012 /* Level2 Mask KIU intr reg */
-#define VR4122_KIUINT_REG_W NO_REG_W /* Level2 KIU intr reg */
-#define VR4122_MKIUINT_REG_W NO_REG_W /* Level2 Mask KIU intr reg */
+#define VR4122_KIUINT_REG_W ICU_NO_REG_W /* Level2 KIU intr reg */
+#define VR4122_MKIUINT_REG_W ICU_NO_REG_W /* Level2 Mask KIU intr reg */
#define VR4181_KIUINT_REG_W 0x118 /* Level2 KIU intr reg */
#define VR4181_MKIUINT_REG_W 0x012 /* Level2 Mask KIU intr reg */
#if defined SINGLE_VRIP_BASE
@@ -160,8 +160,8 @@
#define VR4102_MGIUINT_L_REG_W 0x014 /* Level2 Mask GIU intr reg Low */
#define VR4122_GIUINT_L_REG_W 0x008 /* Level2 GIU intr reg Low */
#define VR4122_MGIUINT_L_REG_W 0x014 /* Level2 Mask GIU intr reg Low */
-#define VR4181_GIUINT_L_REG_W NO_REG_W /* Level2 GIU intr reg Low */
-#define VR4181_MGIUINT_L_REG_W NO_REG_W /* Level2 Mask GIU intr reg Low */
+#define VR4181_GIUINT_L_REG_W ICU_NO_REG_W /* Level2 GIU intr reg Low */
+#define VR4181_MGIUINT_L_REG_W ICU_NO_REG_W /* Level2 Mask GIU intr reg Low */
#if defined SINGLE_VRIP_BASE
#if defined VRGROUP_4102_4121
#define GIUINT_L_REG_W VR4102_GIUINT_L_REG_W
@@ -200,8 +200,8 @@
#define VR4102_MDSIUINT_REG_W 0x016 /* Level2 Mask DSIU intr reg */
#define VR4122_DSIUINT_REG_W 0x00a /* Level2 DSIU intr reg */
#define VR4122_MDSIUINT_REG_W 0x016 /* Level2 Mask DSIU intr reg */
-#define VR4181_DSIUINT_REG_W NO_REG_W /* Level2 DSIU intr reg */
-#define VR4181_MDSIUINT_REG_W NO_REG_W /* Level2 Mask DSIU intr reg */
+#define VR4181_DSIUINT_REG_W ICU_NO_REG_W /* Level2 DSIU intr reg */
+#define VR4181_MDSIUINT_REG_W ICU_NO_REG_W /* Level2 Mask DSIU intr reg */
#if defined SINGLE_VRIP_BASE
#if defined VRGROUP_4102_4121
#define DSIUINT_REG_W VR4102_DSIUINT_REG_W
@@ -304,8 +304,8 @@
#define VR4102_MGIUINT_H_REG_W 0x188 /* Level2 Mask GIU intr reg High */
#define VR4122_GIUINT_H_REG_W 0x022 /* Level2 GIU intr reg High */
#define VR4122_MGIUINT_H_REG_W 0x028 /* Level2 Mask GIU intr reg High */
-#define VR4181_GIUINT_H_REG_W NO_REG_W /* Level2 GIU intr reg High */
-#define VR4181_MGIUINT_H_REG_W NO_REG_W /* Level2 Mask GIU intr reg High */
+#define VR4181_GIUINT_H_REG_W ICU_NO_REG_W /* Level2 GIU intr reg High */
+#define VR4181_MGIUINT_H_REG_W ICU_NO_REG_W /* Level2 Mask GIU intr reg High */
#if defined SINGLE_VRIP_BASE
#if defined VRGROUP_4102_4121
#define GIUINT_H_REG_W VR4102_GIUINT_H_REG_W
@@ -344,8 +344,8 @@
#define VR4102_MFIRINT_REG_W 0x18a /* Level2 Mask FIR intr reg */
#define VR4122_FIRINT_REG_W 0x024 /* Level2 FIR intr reg */
#define VR4122_MFIRINT_REG_W 0x02a /* Level2 Mask FIR intr reg */
-#define VR4181_FIRINT_REG_W NO_REG_W /* Level2 FIR intr reg */
-#define VR4181_MFIRINT_REG_W NO_REG_W /* Level2 Mask FIR intr reg */
+#define VR4181_FIRINT_REG_W ICU_NO_REG_W /* Level2 FIR intr reg */
+#define VR4181_MFIRINT_REG_W ICU_NO_REG_W /* Level2 Mask FIR intr reg */
#if defined SINGLE_VRIP_BASE
#if defined VRGROUP_4102_4121
#define FIRINT_REG_W VR4102_FIRINT_REG_W
@@ -369,12 +369,12 @@
/* PCIINT & MPCIINT */
-#define VR4102_PCIINT_REG_W NO_REG_W /* Level2 PCI intr reg */
-#define VR4102_MPCIINT_REG_W NO_REG_W /* Level2 PCI intr mask */
+#define VR4102_PCIINT_REG_W ICU_NO_REG_W /* Level2 PCI intr reg */
+#define VR4102_MPCIINT_REG_W ICU_NO_REG_W /* Level2 PCI intr mask */
#define VR4122_PCIINT_REG_W 0x2c /* Level2 PCI intr reg */
#define VR4122_MPCIINT_REG_W 0x32 /* Level2 PCI intr mask */
-#define VR4181_PCIINT_REG_W NO_REG_W /* Level2 PCI intr reg */
-#define VR4181_MPCIINT_REG_W NO_REG_W /* Level2 PCI intr mask */
+#define VR4181_PCIINT_REG_W ICU_NO_REG_W /* Level2 PCI intr reg */
+#define VR4181_MPCIINT_REG_W ICU_NO_REG_W /* Level2 PCI intr mask */
#if defined SINGLE_VRIP_BASE
#if defined VRGROUP_4102_4121
#define PCIINT_REG_W VR4102_PCIINT_REG_W
@@ -394,12 +394,12 @@
/* SCUINT & MSCUINT */
-#define VR4102_SCUINT_REG_W NO_REG_W /* Level2 SCU intr reg */
-#define VR4102_MSCUINT_REG_W NO_REG_W /* Level2 SCU intr mask */
+#define VR4102_SCUINT_REG_W ICU_NO_REG_W /* Level2 SCU intr reg */
+#define VR4102_MSCUINT_REG_W ICU_NO_REG_W /* Level2 SCU intr mask */
#define VR4122_SCUINT_REG_W 0x2e /* Level2 SCU intr reg */
#define VR4122_MSCUINT_REG_W 0x34 /* Level2 SCU intr mask */
-#define VR4181_SCUINT_REG_W NO_REG_W /* Level2 SCU intr reg */
-#define VR4181_MSCUINT_REG_W NO_REG_W /* Level2 SCU intr mask */
+#define VR4181_SCUINT_REG_W ICU_NO_REG_W /* Level2 SCU intr reg */
+#define VR4181_MSCUINT_REG_W ICU_NO_REG_W /* Level2 SCU intr mask */
#if defined SINGLE_VRIP_BASE
#if defined VRGROUP_4102_4121
#define SCUINT_REG_W VR4102_SCUINT_REG_W
@@ -419,12 +419,12 @@
/* CSIINT & MCSIINT */
-#define VR4102_CSIINT_REG_W NO_REG_W /* Level2 CSI intr reg */
-#define VR4102_MCSIINT_REG_W NO_REG_W /* Level2 CSI intr mask */
+#define VR4102_CSIINT_REG_W ICU_NO_REG_W /* Level2 CSI intr reg */
+#define VR4102_MCSIINT_REG_W ICU_NO_REG_W /* Level2 CSI intr mask */
#define VR4122_CSIINT_REG_W 0x30 /* Level2 CSI intr reg */
#define VR4122_MCSIINT_REG_W 0x36 /* Level2 CSI intr mask */
-#define VR4181_CSIINT_REG_W NO_REG_W /* Level2 CSI intr reg */
-#define VR4181_MCSIINT_REG_W NO_REG_W /* Level2 CSI intr mask */
+#define VR4181_CSIINT_REG_W ICU_NO_REG_W /* Level2 CSI intr reg */
+#define VR4181_MCSIINT_REG_W ICU_NO_REG_W /* Level2 CSI intr mask */
#if defined SINGLE_VRIP_BASE
#if defined VRGROUP_4102_4121
#define CSIINT_REG_W VR4102_CSIINT_REG_W
@@ -450,12 +450,12 @@
/* BCUINT & MBCUINT */
-#define VR4102_BCUINT_REG_W NO_REG_W /* Level2 BCU intr reg */
-#define VR4102_MBCUINT_REG_W NO_REG_W /* Level2 BCU intr mask */
+#define VR4102_BCUINT_REG_W ICU_NO_REG_W /* Level2 BCU intr reg */
+#define VR4102_MBCUINT_REG_W ICU_NO_REG_W /* Level2 BCU intr mask */
#define VR4122_BCUINT_REG_W 0x38 /* Level2 BCU intr reg */
#define VR4122_MBCUINT_REG_W 0x3a /* Level2 BCU intr mask */
-#define VR4181_BCUINT_REG_W NO_REG_W /* Level2 BCU intr reg */
-#define VR4181_MBCUINT_REG_W NO_REG_W /* Level2 BCU intr mask */
+#define VR4181_BCUINT_REG_W ICU_NO_REG_W /* Level2 BCU intr reg */
+#define VR4181_MBCUINT_REG_W ICU_NO_REG_W /* Level2 BCU intr mask */
#if defined SINGLE_VRIP_BASE
#if defined VRGROUP_4102_4121
#define BCUINT_REG_W VR4102_BCUINT_REG_W
Home |
Main Index |
Thread Index |
Old Index