Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/arch/pmax/pmax Remove trailing whitespace.



details:   https://anonhg.NetBSD.org/src/rev/90ef5d0848d6
branches:  trunk
changeset: 467462:90ef5d0848d6
user:      simonb <simonb%NetBSD.org@localhost>
date:      Thu Mar 25 03:33:58 1999 +0000

description:
Remove trailing whitespace.

diffstat:

 sys/arch/pmax/pmax/asic.h |  18 +++++++++---------
 1 files changed, 9 insertions(+), 9 deletions(-)

diffs (50 lines):

diff -r 32614fc20e61 -r 90ef5d0848d6 sys/arch/pmax/pmax/asic.h
--- a/sys/arch/pmax/pmax/asic.h Thu Mar 25 03:32:43 1999 +0000
+++ b/sys/arch/pmax/pmax/asic.h Thu Mar 25 03:33:58 1999 +0000
@@ -1,9 +1,9 @@
-/*     $NetBSD: asic.h,v 1.10 1999/03/14 23:59:03 jonathan Exp $       */
+/*     $NetBSD: asic.h,v 1.11 1999/03/25 03:33:58 simonb Exp $ */
 
-/* 
+/*
  * Copyright (c) 1991,1990,1989,1994,1995 Carnegie Mellon University
  * All Rights Reserved.
- * 
+ *
  * Author: Jonathan Stone
  *
  * Permission to use, copy, modify and distribute this software and
@@ -11,11 +11,11 @@
  * notice and this permission notice appear in all copies of the
  * software, derivative works or modified versions, and any portions
  * thereof, and that both notices appear in supporting documentation.
- * 
- * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS" 
- * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND 
+ *
+ * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
+ * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
  * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
- * 
+ *
  * Carnegie Mellon requests users of this software to return to
  *
  *  Software Distribution Coordinator  or  Software.Distribution%CS.CMU.EDU@localhost
@@ -112,7 +112,7 @@
 #define        IOASIC_SLOT_14_START            0x380000
 #define        IOASIC_SLOT_15_START            0x3c0000
 #define        IOASIC_SLOTS_END                0x3fffff
-       
+
 /*
  *  IOASIC register offsets (slot 1)
  */
@@ -233,7 +233,7 @@
  * with model-dependent meaning.
  * The following four bits  of the SIRM have the same meaning on
  * all three IOASIC Decstations and apparently on Alphas too.
- * 
+ *
  * the MAXINE (decstation 5000/xx) is weird; see below.
  */
 



Home | Main Index | Thread Index | Old Index