Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/dev/mii The register bit definitions from register 0 to ...
details: https://anonhg.NetBSD.org/src/rev/987536305fb9
branches: trunk
changeset: 447563:987536305fb9
user: msaitoh <msaitoh%NetBSD.org@localhost>
date: Wed Jan 16 08:32:58 2019 +0000
description:
The register bit definitions from register 0 to 15 in ciphyreg.h conform to
the 802.3 spec, so remove them and use mii.h's definition.
No functional change.
diffstat:
sys/dev/mii/ciphy.c | 48 +++++++++---------
sys/dev/mii/ciphyreg.h | 130 +------------------------------------------------
2 files changed, 25 insertions(+), 153 deletions(-)
diffs (254 lines):
diff -r c82d533fb1e9 -r 987536305fb9 sys/dev/mii/ciphy.c
--- a/sys/dev/mii/ciphy.c Wed Jan 16 08:32:24 2019 +0000
+++ b/sys/dev/mii/ciphy.c Wed Jan 16 08:32:58 2019 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: ciphy.c,v 1.26 2016/07/07 06:55:41 msaitoh Exp $ */
+/* $NetBSD: ciphy.c,v 1.27 2019/01/16 08:32:58 msaitoh Exp $ */
/*-
* Copyright (c) 2004
@@ -35,7 +35,7 @@
*/
#include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: ciphy.c,v 1.26 2016/07/07 06:55:41 msaitoh Exp $");
+__KERNEL_RCSID(0, "$NetBSD: ciphy.c,v 1.27 2019/01/16 08:32:58 msaitoh Exp $");
/*
* Driver for the Cicada CS8201 10/100/1000 copper PHY.
@@ -189,31 +189,31 @@
(void) mii_phy_auto(sc, 0);
break;
case IFM_1000_T:
- speed = CIPHY_S1000;
+ speed = BMCR_S1000;
goto setit;
case IFM_100_TX:
- speed = CIPHY_S100;
+ speed = BMCR_S100;
goto setit;
case IFM_10_T:
- speed = CIPHY_S10;
+ speed = BMCR_S10;
setit:
if ((ife->ifm_media & IFM_GMASK) == IFM_FDX) {
- speed |= CIPHY_BMCR_FDX;
- gig = CIPHY_1000CTL_AFD;
+ speed |= BMCR_FDX;
+ gig = GTCR_ADV_1000TFDX;
} else {
- gig = CIPHY_1000CTL_AHD;
+ gig = GTCR_ADV_1000THDX;
}
- PHY_WRITE(sc, CIPHY_MII_1000CTL, 0);
- PHY_WRITE(sc, CIPHY_MII_BMCR, speed);
- PHY_WRITE(sc, CIPHY_MII_ANAR, CIPHY_SEL_TYPE);
+ PHY_WRITE(sc, MII_GTCR, 0);
+ PHY_WRITE(sc, MII_BMCR, speed);
+ PHY_WRITE(sc, MII_ANAR, ANAR_CSMA);
if (IFM_SUBTYPE(ife->ifm_media) != IFM_1000_T)
break;
- PHY_WRITE(sc, CIPHY_MII_1000CTL, gig);
- PHY_WRITE(sc, CIPHY_MII_BMCR,
- speed|CIPHY_BMCR_AUTOEN|CIPHY_BMCR_STARTNEG);
+ PHY_WRITE(sc, MII_GTCR, gig);
+ PHY_WRITE(sc, MII_BMCR,
+ speed | BMCR_AUTOEN | BMCR_STARTNEG);
/*
* When setting the link manually, one side must
@@ -224,15 +224,15 @@
* be a master, otherwise it's a slave.
*/
if ((mii->mii_ifp->if_flags & IFF_LINK0)) {
- PHY_WRITE(sc, CIPHY_MII_1000CTL,
- gig|CIPHY_1000CTL_MSE|CIPHY_1000CTL_MSC);
+ PHY_WRITE(sc, MII_GTCR,
+ gig | GTCR_MAN_MS | GTCR_ADV_MS);
} else {
- PHY_WRITE(sc, CIPHY_MII_1000CTL,
- gig|CIPHY_1000CTL_MSE);
+ PHY_WRITE(sc, MII_GTCR,
+ gig | GTCR_MAN_MS);
}
break;
case IFM_NONE:
- PHY_WRITE(sc, MII_BMCR, BMCR_ISO|BMCR_PDOWN);
+ PHY_WRITE(sc, MII_BMCR, BMCR_ISO | BMCR_PDOWN);
break;
case IFM_100_T4:
default:
@@ -330,13 +330,13 @@
if (bmsr & BMSR_LINK)
mii->mii_media_status |= IFM_ACTIVE;
- bmcr = PHY_READ(sc, CIPHY_MII_BMCR);
+ bmcr = PHY_READ(sc, MII_BMCR);
- if (bmcr & CIPHY_BMCR_LOOP)
+ if (bmcr & BMCR_LOOP)
mii->mii_media_active |= IFM_LOOP;
- if (bmcr & CIPHY_BMCR_AUTOEN) {
- if ((bmsr & CIPHY_BMSR_ACOMP) == 0) {
+ if (bmcr & BMCR_AUTOEN) {
+ if ((bmsr & BMSR_ACOMP) == 0) {
/* Erg, still trying, I guess... */
mii->mii_media_active |= IFM_NONE;
return;
@@ -388,7 +388,7 @@
uint16_t model;
uint16_t status, speed;
- model = MII_MODEL(PHY_READ(sc, CIPHY_MII_PHYIDR2));
+ model = MII_MODEL(PHY_READ(sc, MII_PHYIDR2));
status = PHY_READ(sc, CIPHY_MII_AUXCSR);
speed = status & CIPHY_AUXCSR_SPEED;
diff -r c82d533fb1e9 -r 987536305fb9 sys/dev/mii/ciphyreg.h
--- a/sys/dev/mii/ciphyreg.h Wed Jan 16 08:32:24 2019 +0000
+++ b/sys/dev/mii/ciphyreg.h Wed Jan 16 08:32:58 2019 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: ciphyreg.h,v 1.5 2014/06/16 14:43:22 msaitoh Exp $ */
+/* $NetBSD: ciphyreg.h,v 1.6 2019/01/16 08:32:58 msaitoh Exp $ */
/*-
* Copyright (c) 2004
@@ -42,134 +42,6 @@
* PHY, embedded within the VIA Networks VT6122 controller.
*/
-/* Command register */
-#define CIPHY_MII_BMCR 0x00
-#define CIPHY_BMCR_RESET 0x8000
-#define CIPHY_BMCR_LOOP 0x4000
-#define CIPHY_BMCR_SPD0 0x2000 /* speed select, lower bit */
-#define CIPHY_BMCR_AUTOEN 0x1000 /* Autoneg enabled */
-#define CIPHY_BMCR_PDOWN 0x0800 /* Power down */
-#define CIPHY_BMCR_STARTNEG 0x0200 /* Restart autoneg */
-#define CIPHY_BMCR_FDX 0x0100 /* Duplex mode */
-#define CIPHY_BMCR_CTEST 0x0080 /* Collision test enable */
-#define CIPHY_BMCR_SPD1 0x0040 /* Speed select, upper bit */
-
-#define CIPHY_S1000 CIPHY_BMCR_SPD1 /* 1000mbps */
-#define CIPHY_S100 CIPHY_BMCR_SPD0 /* 100mpbs */
-#define CIPHY_S10 0 /* 10mbps */
-
-/* Status register */
-#define CIPHY_MII_BMSR 0x01
-#define CIPHY_BMSR_100T4 0x8000 /* 100 base T4 capable */
-#define CIPHY_BMSR_100TXFDX 0x4000 /* 100 base Tx full duplex capable */
-#define CIPHY_BMSR_100TXHDX 0x2000 /* 100 base Tx half duplex capable */
-#define CIPHY_BMSR_10TFDX 0x1000 /* 10 base T full duplex capable */
-#define CIPHY_BMSR_10THDX 0x0800 /* 10 base T half duplex capable */
-#define CIPHY_BMSR_100T2FDX 0x0400 /* 100 base T2 full duplex capable */
-#define CIPHY_BMSR_100T2HDX 0x0200 /* 100 base T2 half duplex capable */
-#define CIPHY_BMSR_EXTSTS 0x0100 /* Extended status present */
-#define CIPHY_BMSR_PRESUB 0x0040 /* Preamble surpression */
-#define CIPHY_BMSR_ACOMP 0x0020 /* Autoneg complete */
-#define CIPHY_BMSR_RFAULT 0x0010 /* Remote fault condition occured */
-#define CIPHY_BMSR_ANEG 0x0008 /* Autoneg capable */
-#define CIPHY_BMSR_LINK 0x0004 /* Link status */
-#define CIPHY_BMSR_JABBER 0x0002 /* Jabber detected */
-#define CIPHY_BMSR_EXT 0x0001 /* Extended capability */
-
-/* PHY ID registers */
-#define CIPHY_MII_PHYIDR1 0x02
-#define CIPHY_MII_PHYIDR2 0x03
-
-/* Autoneg advertisement */
-#define CIPHY_MII_ANAR 0x04
-#define CIPHY_ANAR_NP 0x8000 /* Next page */
-#define CIPHY_ANAR_RF 0x2000 /* Remote fault */
-#define CIPHY_ANAR_ASP 0x0800 /* Asymmetric Pause */
-#define CIPHY_ANAR_PC 0x0400 /* Pause capable */
-#define CIPHY_ANAR_T4 0x0200 /* local device supports 100bT4 */
-#define CIPHY_ANAR_TX_FD 0x0100 /* local device supports 100bTx FD */
-#define CIPHY_ANAR_TX 0x0080 /* local device supports 100bTx */
-#define CIPHY_ANAR_10_FD 0x0040 /* local device supports 10bT FD */
-#define CIPHY_ANAR_10 0x0020 /* local device supports 10bT */
-#define CIPHY_ANAR_SEL 0x001F /* selector field, 00001=Ethernet */
-
-/* Autoneg link partner ability */
-#define CIPHY_MII_ANLPAR 0x05
-#define CIPHY_ANLPAR_NP 0x8000 /* Next page */
-#define CIPHY_ANLPAR_ACK 0x4000 /* link partner acknowledge */
-#define CIPHY_ANLPAR_RF 0x2000 /* Remote fault */
-#define CIPHY_ANLPAR_ASP 0x0800 /* Asymmetric Pause */
-#define CIPHY_ANLPAR_PC 0x0400 /* Pause capable */
-#define CIPHY_ANLPAR_T4 0x0200 /* link partner supports 100bT4 */
-#define CIPHY_ANLPAR_TX_FD 0x0100 /* link partner supports 100bTx FD */
-#define CIPHY_ANLPAR_TX 0x0080 /* link partner supports 100bTx */
-#define CIPHY_ANLPAR_10_FD 0x0040 /* link partner supports 10bT FD */
-#define CIPHY_ANLPAR_10 0x0020 /* link partner supports 10bT */
-#define CIPHY_ANLPAR_SEL 0x001F /* selector field, 00001=Ethernet */
-
-#define CIPHY_SEL_TYPE 0x0001 /* ethernet */
-
-/* Antoneg expansion register */
-#define CIPHY_MII_ANER 0x06
-#define CIPHY_ANER_PDF 0x0010 /* Parallel detection fault */
-#define CIPHY_ANER_LPNP 0x0008 /* Link partner can next page */
-#define CIPHY_ANER_NP 0x0004 /* Local PHY can next page */
-#define CIPHY_ANER_RX 0x0002 /* Next page received */
-#define CIPHY_ANER_LPAN 0x0001 /* Link partner autoneg capable */
-
-/* Autoneg next page transmit regisyer */
-#define CIPHY_MII_NEXTP 0x07
-#define CIPHY_NEXTP_MOREP 0x8000 /* More pages to follow */
-#define CIPHY_NEXTP_MESS 0x2000 /* 1 = message page, 0 = unformatted */
-#define CIPHY_NEXTP_ACK2 0x1000 /* MAC acknowledge */
-#define CIPHY_NEXTP_TOGGLE 0x0800 /* Toggle */
-#define CIPHY_NEXTP_CODE 0x07FF /* Code bits */
-
-/* Autoneg link partner next page receive register */
-#define CIPHY_MII_NEXTP_LP 0x08
-#define CIPHY_NEXTPLP_MOREP 0x8000 /* More pages to follow */
-#define CIPHY_NEXTPLP_MESS 0x2000 /* 1 = message page, 0 = unformatted */
-#define CIPHY_NEXTPLP_ACK2 0x1000 /* MAC acknowledge */
-#define CIPHY_NEXTPLP_TOGGLE 0x0800 /* Toggle */
-#define CIPHY_NEXTPLP_CODE 0x07FF /* Code bits */
-
-/* 1000BT control register */
-#define CIPHY_MII_1000CTL 0x09
-#define CIPHY_1000CTL_TST 0xE000 /* test modes */
-#define CIPHY_1000CTL_MSE 0x1000 /* Master/Slave manual enable */
-#define CIPHY_1000CTL_MSC 0x0800 /* Master/Slave select */
-#define CIPHY_1000CTL_RD 0x0400 /* Repeater/DTE */
-#define CIPHY_1000CTL_AFD 0x0200 /* Advertise full duplex */
-#define CIPHY_1000CTL_AHD 0x0100 /* Advertise half duplex */
-
-#define CIPHY_TEST_TX_JITTER 0x2000
-#define CIPHY_TEST_TX_JITTER_MASTER_MODE 0x4000
-#define CIPHY_TEST_TX_JITTER_SLAVE_MODE 0x6000
-#define CIPHY_TEST_TX_DISTORTION 0x8000
-
-/* 1000BT status register */
-#define CIPHY_MII_1000STS 0x0A
-#define CIPHY_1000STS_MSF 0x8000 /* Master/slave fault */
-#define CIPHY_1000STS_MSR 0x4000 /* Master/slave result */
-#define CIPHY_1000STS_LRS 0x2000 /* Local receiver status */
-#define CIPHY_1000STS_RRS 0x1000 /* Remote receiver status */
-#define CIPHY_1000STS_LPFD 0x0800 /* Link partner can FD */
-#define CIPHY_1000STS_LPHD 0x0400 /* Link partner can HD */
-#define CIPHY_1000STS_IEC 0x00FF /* Idle error count */
-
-#define CIPHY_MII_EXTSTS 0x0F /* Extended status */
-#define CIPHY_EXTSTS_X_FD_CAP 0x8000 /* 1000base-X FD capable */
-#define CIPHY_EXTSTS_X_HD_CAP 0x4000 /* 1000base-X HD capable */
-#define CIPHY_EXTSTS_T_FD_CAP 0x2000 /* 1000base-T FD capable */
-#define CIPHY_EXTSTS_T_HD_CAP 0x1000 /* 1000base-T HD capable */
-
-/* 1000BT status extension register #1 */
-#define CIPHY_MII_1000STS1 0x0F
-#define CIPHY_1000STS1_1000XFDX 0x8000 /* 1000baseX FDX capable */
-#define CIPHY_1000STS1_1000XHDX 0x4000 /* 1000baseX HDX capable */
-#define CIPHY_1000STS1_1000TFDX 0x2000 /* 1000baseT FDX capable */
-#define CIPHY_1000STS1_1000THDX 0x1000 /* 1000baseT HDX capable */
-
/* Vendor-specific PHY registers */
/* 100baseTX status extension register */
Home |
Main Index |
Thread Index |
Old Index