Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/netbsd-8]: src/sys/arch/arm Pull up following revision(s) (requested by ...



details:   https://anonhg.NetBSD.org/src/rev/3dcb80f116f9
branches:  netbsd-8
changeset: 434100:3dcb80f116f9
user:      martin <martin%NetBSD.org@localhost>
date:      Wed Jul 12 13:44:47 2017 +0000

description:
Pull up following revision(s) (requested by skrll in ticket #122):
        sys/arch/arm/arm32/genassym.cf: revision 1.75
        sys/arch/arm/arm/cpufunc_asm_arm11x6.S: revision 1.8
In idcache_wbinv_range if the range size is bigger than the dcache size
then call idcache_wbinv_all
Avoids a problem with large ranges as seen in
port-evbarm/52169: setting dtrace module to load cause Pi to hang on boot

diffstat:

 sys/arch/arm/arm/cpufunc_asm_arm11x6.S |  12 ++++++++++--
 sys/arch/arm/arm32/genassym.cf         |   5 ++++-
 2 files changed, 14 insertions(+), 3 deletions(-)

diffs (53 lines):

diff -r 1f5e2eafb248 -r 3dcb80f116f9 sys/arch/arm/arm/cpufunc_asm_arm11x6.S
--- a/sys/arch/arm/arm/cpufunc_asm_arm11x6.S    Wed Jul 12 13:42:11 2017 +0000
+++ b/sys/arch/arm/arm/cpufunc_asm_arm11x6.S    Wed Jul 12 13:44:47 2017 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: cpufunc_asm_arm11x6.S,v 1.7 2014/07/30 13:31:17 skrll Exp $    */
+/*     $NetBSD: cpufunc_asm_arm11x6.S,v 1.7.20.1 2017/07/12 13:44:47 martin Exp $      */
 
 /*
  * Copyright (c) 2007 Microsoft
@@ -63,7 +63,7 @@
 #include <machine/asm.h>
 #include <arm/locore.h>
 
-RCSID("$NetBSD: cpufunc_asm_arm11x6.S,v 1.7 2014/07/30 13:31:17 skrll Exp $")
+RCSID("$NetBSD: cpufunc_asm_arm11x6.S,v 1.7.20.1 2017/07/12 13:44:47 martin Exp $")
 
 #if 0
 #define Invalidate_I_cache(Rtmp1, Rtmp2) \
@@ -164,6 +164,11 @@
 END(arm11x6_icache_sync_range)
 
 ENTRY_NP(arm11x6_idcache_wbinv_range)
+       ldr     r2, .Larm_pcache
+       ldr     r2, [r2, #DCACHE_SIZE]
+       cmp     r1, r2
+       bge     arm11x6_idcache_wbinv_all
+
        add     r1, r1, r0
        sub     r1, r1, #1
        /* Erratum ARM1136 371025, workaround #2 */
@@ -212,3 +217,6 @@
        bne     1b
        RET
 END(arm11x6_sleep)
+
+.Larm_pcache:
+       .word arm_pcache
diff -r 1f5e2eafb248 -r 3dcb80f116f9 sys/arch/arm/arm32/genassym.cf
--- a/sys/arch/arm/arm32/genassym.cf    Wed Jul 12 13:42:11 2017 +0000
+++ b/sys/arch/arm/arm32/genassym.cf    Wed Jul 12 13:44:47 2017 +0000
@@ -1,4 +1,4 @@
-#      $NetBSD: genassym.cf,v 1.74 2015/06/09 08:09:24 skrll Exp $
+#      $NetBSD: genassym.cf,v 1.74.10.1 2017/07/12 13:44:47 martin Exp $
 
 # Copyright (c) 1982, 1990 The Regents of the University of California.
 # All rights reserved.
@@ -251,3 +251,6 @@
 define M_NEXT                          offsetof(struct mbuf, m_next)
 define IP_SRC                          offsetof(struct ip, ip_src)
 define IP_DST                          offsetof(struct ip, ip_dst)
+
+# Cache information
+define DCACHE_SIZE             offsetof(struct arm_cache_info, dcache_size)



Home | Main Index | Thread Index | Old Index