-----BEGIN PGP SIGNED MESSAGE-----


>>>>> "Tom" == Tom Samplonius <tom@sdf.com> writes:
    Tom>   The 16550 UART has a 16 character FIFO buffer.

    Tom>   The Zilog UART on most Sun/Sparc hw has a 3 character FIFO.

  The 16550 requires software to toggle the RTS/CTS when the FIFO is
full. The Zilog does this itself in hardware. (If I'm mistaken, then
please let me know. This is based on reading of source code and a dim
memory off hardware specs read years ago)

  No problem on a P150; it has enough time to do this. No problem
under DOS with a 286. But, a 386/33 trying to do at 115k fails,
particularly with PIO IDE. I get higher throughput running my ISDN 64k
channel at 57.6k than at 115k.  The machine is a router and secondary
DNS. 
  
   :!mcr!:            |  Network security consulting and 
   Michael Richardson |      contract programming
 WWW: mcr@sandelman.ottawa.on.ca. PGP key available.


-----BEGIN PGP SIGNATURE-----
Version: 2.6.3ia
Charset: latin1
Comment: Processed by Mailcrypt 3.4, an Emacs/PGP interface

iQBVAwUBMuKNjNTTll4efmtZAQGrkAH+OzEI+krr19sUSldHLcwJQiM6IacecFNz
6ZdwirscXnKbbieQpQzLmAPUI5qESdq9U2r3ag8hWKGPeA3Z++tkww==
=Yq4j
-----END PGP SIGNATURE-----