Could someone who knows comment on why the 4m microsparc
data/instruction caches are disabled?  I looked at the code in
cache.c and it appears to be some detection conflict between
4m microsparcs and 4m supersparcs.

	I suppose what I'm really trying to find out is: is this
likely to be fixed some time in the forseeable future?

/dcn