Is it possible to create a segment of non-cacheable memory and map this into
the user process? We need this for implementing direct user space data
delivery on the sparcs that have no hardware cache coherency.

Any comments, pointers are very much appreciated.
__
Werner