Subject: Re: IOASIC DMA -- Re: PMAZ-A option card on 3MIN and MAXINE
To: Toru Nishimura <nisimura@is.aist-nara.ac.jp>
From: Jason Thorpe <thorpej@nas.nasa.gov>
List: port-pmax
Date: 06/04/1998 22:53:04
On Fri, 5 Jun 1998 11:43:07 +0900 (JST) 
 nisimura@is.aist-nara.ac.jp (Toru Nishimura) wrote:

 > By manupilating enable/disable bits in IOASIC CSR?
 > 
 > (And I'm wondering how "the new way" can be fit in IOASIC Alphas)

It doesn't need to be:

	(1) All Alpha interrupts come in at a single level, and the
	    interrupt latency isn't an issue on Alphas.

	(2) Alphas don't have SCSI on the IOASIC.

Jason R. Thorpe                                       thorpej@nas.nasa.gov
NASA Ames Research Center                            Home: +1 408 866 1912
NAS: M/S 258-5                                       Work: +1 650 604 0935
Moffett Field, CA 94035                             Pager: +1 650 428 6939