I have not performed a thorough examination, but I have mentioned
to a few developers that the PowerPC interrupt code is flipping the MSR to
achieve atomic operations instead of using the PowerPC load-linked
store-conditional instructions.  I haven't looked at the memory management
code to explore how effectively it utilizes the PowerPC MMU.

David