Subject: Re: serial port on NEC 780?
To: SATO Kazumi <sato@sm.sony.co.jp>
From: Adam Laurie <adam@algroup.co.uk>
List: port-hpcmips
Date: 04/19/2001 10:45:49
This is a multi-part message in MIME format.
--------------6F151B67AC6B8FCA30248DC9
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit

SATO Kazumi wrote:
> 
> > Here is the information I received re: the pwctl0 device when booting -v
> > on a MobilePro 780 with the serial port enabled.
> >
> > vrgiu0 at vrip0 addr 0xb000100-0xb00011f intr 8
> > pwctl0 at vrgiu0 port=14 id=0 on=1
> 
> Did you add following line to config file? (530A == MobilePro780)
> 
> pwctl0 at vrgiu? platform NEC_MCR_530A id PWCTL_COM0 port 14

i have added this to my config

> 
> > Please let me know if there is any other information you need.
> 
> I'd like to know following dmesg lines when booting -v with 'Serial Port On'
> and without it.
> 
> vrgiu0 at vrip ....
> WIN setting: .....
> I/O setting: .....
>        data: .....

attached are full dmesg files with serial and without.

cheers,
Adam
--
Adam Laurie                   Tel: +44 (20) 8742 0755
A.L. Digital Ltd.             Fax: +44 (20) 8742 5995
Voysey House                  http://www.thebunker.net
Barley Mow Passage            http://www.aldigital.co.uk
London W4 4GB                 mailto:adam@algroup.co.uk
UNITED KINGDOM                PGP key on keyservers
--------------6F151B67AC6B8FCA30248DC9
Content-Type: text/plain; charset=us-ascii;
 name="dmesg.noserial"
Content-Transfer-Encoding: 7bit
Content-Disposition: inline;
 filename="dmesg.noserial"

AR: 0092002e
GC0BR: 00c0041a
GC0CR: 00d80100
GC0DR: 00ddbf98
GC0ER: 05000500
GC0FR: 05000500
GC10R: 5085711e
GC11R: 4080772d
GC12R: 40ffffff
GC13R: 40000000
GC20R: 012130c9
GC21R: 00000000
GC22R: 028002a0
GC23R: 00ef00f9
GC24R: 02900288
GC25R: 00f500f3
GC26R: 00f500f3
GC27R: 00f50006
GC28R: 027f0000
GC29R: 00ef0000
GC2AR: 014f0098
GC2BR: 0092002e
GC2CR: 00980100
GC2DR: 0098e830
GC2ER: 05000500
GC2FR: 05000500
GC30R: c085411e
GC31R: c080472d
GC32R: c0ffffff
GC33R: c0000000
FP00R: 00434127
FP01R: 00c4f2a0
FP02R: 0000fc00
FP03R: 00000000
FP04R: 00bd0000
FP05R: ffffffff
FP06R: ffffffff
FP07R: ffffffff
FP08R: ffffffff
FP09R: ffffffff
FP0AR: ffffffff
FP0BR: ffffffff
FP0CR: ffffffff
FP0DR: ffffffff
FP0ER: ffffffff
FP0FR: 99101600
CC00R: 00000000
CC01R: 00000810
PC00R: 02004d51
PC01R: 02800000
PC02R: 03800002
PC03R: 00000000
PC04R: 00000000
PC05R: 00000000
MM00R: 40750083
MM01R: 40750087
MM02R: 6d6aabff
MM03R: 6d6aabff
MM04R: 6d60010d
DC00R: 0e98292a
DC01R: 00000004
DC02R: 00000000
DC03R: 00000000
PM00R: 00001104
PM01R: 05000271
PM02R: 00000071
PM03R: 00000071
PM06R: 00d60a30
PM07R: 00f40940
IN00R: 00000000
IN01R: 00000000
IN02R: 00000008
IN03R: 00000a40
  PLL1: 47.001MHz(0x0e98292a, 12.288MHzx153/ 40)
  PLL2: 30.021MHz(0x00d60a30, 12.288MHzx215/ 88)
  PLL3: disable
   MEM: 30.021MHz(PLL2)
    GE: 30.021MHz(PLL2)
   GC1: disable
   GC2: 18.800MHz(PLL1/2.5/1), FP
  PLL1: 47.001MHz(0x0e98292a, 12.288MHzx153/ 40)
  PLL2: 30.021MHz(0x00d60a30, 12.288MHzx215/ 88)
  PLL3: disable
   MEM: 30.021MHz(PLL2)
    GE: 30.021MHz(PLL2)
   GC1: disable
   GC2: 18.800MHz(PLL1/2.5/1), FP
mq200: init_brightness
mq200: init_contrast
hpcfb0 at mqvideo0: hpcrasops 640x240 pixels, 65536 colors, 80x24 chars: multi
wsdisplay0 at hpcfb0: console (std, vt100 emulation), using wskbd0
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: VRC2_PWM_LCDDUTYEN found
vrc4172pwmprobe: return 1
vrc4172pwm0 at vrip0 addr 0x15003880-0x15003885
vrc4172pwm: dumpreg: lightenable = 1, freq = 0x2a, duty = 0x3f
vrc4172pwmprobe: check platid
vrisab0 at vrgiu0:ISA port 0x14000000-0x18000000 mem 0x10000000-0x14000000
isa0 at vrisab0
pcic0 at isa0 port 0x3e0-0x3e1 iomem 0x70000-0x73fff irq 589827
pcic0: controller 0 (Intel 82365SL Revision 1) has sockets A and B
pcic0: controller 1 (Intel 82365SL Revision 1) has socket A only
pcmcia0 at pcic0 controller 0 socket 0
pcmcia1 at pcic0 controller 0 socket 1
pcmcia2 at pcic0 controller 1 socket 0
btnmgr0 at mainbus0
wskbd1 at btnmgr0 mux 1
hpcapm0 at mainbus0: pseudo power management module
apmdev0 at hpcapm0: Power Management spec V1.2
../../../../arch/hpcmips/vr/vr.c(294): vr_bus_reset() not implemented.
ISA IRQ 3 -> GPIO port 9, level high through
pcic0: using irq 589827 for socket events
vrpiu:AD: 759, 874, 381
giu data: ,,,,,,,,,,,,,,,,,,,,;;;;;;;;;;;;................|.||...||.||....
wdc1 at pcmcia0 function 0 port 0x14000300-0x1400030f
wd0 at wdc1 channel 0 drive 0: <IBM-DSCM-11000>
wd0: drive supports 16-sector PIO transfers, LBA addressing
wd0: 1027 MB, 2088 cyl, 16 head, 63 sec, 512 bytes/sect x 2104704 sectors
wi0 at pcmcia1 function 0: Lucent Technologies, WaveLAN/IEEE, Version 01.01, 
 port 0x14000340-0x1400037fwi0: 802.11 address 00:60:1d:22:28:d0
boot device: wd0
root on wd0a dumps on wd0b
ISA IRQ 3 -> GPIO port 9, level high through
pcmcia0: card irq 3
ISA IRQ 3 -> GPIO port 9, level high through
pcmcia0: card irq 3
ISA IRQ 3 -> GPIO port 9, level high through
pcmcia0: card irq 3
WARNING: preposterous clock chip time
 -- CHECK AND RESET THE DATE!
root file system type: ffs
wsdisplay0: screen 1 added (std, vt100 emulation)
wsdisplay0: screen 2 added (std, vt100 emulation)
wsdisplay0: screen 3 added (std, vt100 emulation)
wsdisplay0: screen 4 added (std, vt100 emulation)
wsmux1: connecting to wsdisplay0
wskbd1: connecting to wsdisplay0
vrpiu:AD: 759, 881, 382
giu data: ,,,,,,,,,,,,,,,,,,,,;;;;;;;;;;;;................|.||..|||.||....

--------------6F151B67AC6B8FCA30248DC9
Content-Type: text/plain; charset=us-ascii;
 name="dmesg.serial"
Content-Transfer-Encoding: 7bit
Content-Disposition: inline;
 filename="dmesg.serial"

0f500f3
GC06R: 00f500f3
GC07R: 00f50000
GC08R: 027f0000
GC09R: 00ef0000
GC0AR: 0092002e
GC0BR: 00c0041a
GC0CR: 00d80100
GC0DR: 00ddbf98
GC0ER: 05000500
GC0FR: 05000500
GC10R: 4088011f
GC11R: 4080072d
GC12R: 40ffffff
GC13R: 40000000
GC20R: 012130c9
GC21R: 00000000
GC22R: 028002a0
GC23R: 00ef00f9
GC24R: 02900288
GC25R: 00f500f3
GC26R: 00f500f3
GC27R: 00f50078
GC28R: 027f0000
GC29R: 00ef0000
GC2AR: 014f0098
GC2BR: 0092002e
GC2CR: 00980100
GC2DR: 0098e830
GC2ER: 05000500
GC2FR: 05000500
GC30R: c088011f
GC31R: c080072d
GC32R: c0ffffff
GC33R: c0000000
FP00R: 00434127
FP01R: 00c4f2a0
FP02R: 0000fc00
FP03R: 00000000
FP04R: 00bd0000
FP05R: ffffffff
FP06R: ffffffff
FP07R: ffffffff
FP08R: ffffffff
FP09R: ffffffff
FP0AR: ffffffff
FP0BR: ffffffff
FP0CR: ffffffff
FP0DR: ffffffff
FP0ER: ffffffff
FP0FR: 99101600
CC00R: 00000000
CC01R: 00000810
PC00R: 02004d51
PC01R: 02800000
PC02R: 03800002
PC03R: 00000000
PC04R: 00000000
PC05R: 00000000
MM00R: 40750083
MM01R: 40750087
MM02R: 6d6aabff
MM03R: 6d6aabff
MM04R: 6d60010d
DC00R: 0e98292a
DC01R: 00000004
DC02R: 00000000
DC03R: 00000000
PM00R: 00001104
PM01R: 05000271
PM02R: 00000071
PM03R: 00000071
PM06R: 00d60a30
PM07R: 00f40940
IN00R: 00000000
IN01R: 00000000
IN02R: 00000008
IN03R: 00000a40
  PLL1: 47.001MHz(0x0e98292a, 12.288MHzx153/ 40)
  PLL2: 30.021MHz(0x00d60a30, 12.288MHzx215/ 88)
  PLL3: disable
   MEM: 30.021MHz(PLL2)
    GE: 30.021MHz(PLL2)
   GC1: disable
   GC2: 18.800MHz(PLL1/2.5/1), FP
  PLL1: 47.001MHz(0x0e98292a, 12.288MHzx153/ 40)
  PLL2: 30.021MHz(0x00d60a30, 12.288MHzx215/ 88)
  PLL3: disable
   MEM: 30.021MHz(PLL2)
    GE: 30.021MHz(PLL2)
   GC1: disable
   GC2: 18.800MHz(PLL1/2.5/1), FP
mq200: init_brightness
mq200: init_contrast
hpcfb0 at mqvideo0: hpcrasops 640x240 pixels, 65536 colors, 80x24 chars: multi
wsdisplay0 at hpcfb0: console (std, vt100 emulation), using wskbd0
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: check platid
vrc4172pwmprobe: VRC2_PWM_LCDDUTYEN found
vrc4172pwmprobe: return 1
vrc4172pwm0 at vrip0 addr 0x15003880-0x15003885
vrc4172pwm: dumpreg: lightenable = 1, freq = 0x2a, duty = 0x3f
vrc4172pwmprobe: check platid
vrisab0 at vrgiu0:ISA port 0x14000000-0x18000000 mem 0x10000000-0x14000000
isa0 at vrisab0
pcic0 at isa0 port 0x3e0-0x3e1 iomem 0x70000-0x73fff irq 589827
pcic0: controller 0 (Intel 82365SL Revision 1) has sockets A and B
pcic0: controller 1 (Intel 82365SL Revision 1) has socket A only
pcmcia0 at pcic0 controller 0 socket 0
pcmcia1 at pcic0 controller 0 socket 1
pcmcia2 at pcic0 controller 1 socket 0
btnmgr0 at mainbus0
wskbd1 at btnmgr0 mux 1
hpcapm0 at mainbus0: pseudo power management module
apmdev0 at hpcapm0: Power Management spec V1.2
../../../../arch/hpcmips/vr/vr.c(294): vr_bus_reset() not implemented.
ISA IRQ 3 -> GPIO port 9, level high through
pcic0: using irq 589827 for socket events
vrpiu:AD: 766, 874, 379
giu data: ,,,,,,,,,,,,,,,,,;,,;;;;;;;;;;;;................|.||...||.||....
wdc1 at pcmcia0 function 0 port 0x14000300-0x1400030f
wd0 at wdc1 channel 0 drive 0: <IBM-DSCM-11000>
wd0: drive supports 16-sector PIO transfers, LBA addressing
wd0: 1027 MB, 2088 cyl, 16 head, 63 sec, 512 bytes/sect x 2104704 sectors
wi0 at pcmcia1 function 0: Lucent Technologies, WaveLAN/IEEE, Version 01.01, 
 port 0x14000340-0x1400037fwi0: 802.11 address 00:60:1d:22:28:d0
boot device: wd0
root on wd0a dumps on wd0b
ISA IRQ 3 -> GPIO port 9, level high through
pcmcia0: card irq 3
ISA IRQ 3 -> GPIO port 9, level high through
pcmcia0: card irq 3
ISA IRQ 3 -> GPIO port 9, level high through
pcmcia0: card irq 3
WARNING: preposterous clock chip time
 -- CHECK AND RESET THE DATE!
root file system type: ffs
wsdisplay0: screen 1 added (std, vt100 emulation)
wsdisplay0: screen 2 added (std, vt100 emulation)
wsdisplay0: screen 3 added (std, vt100 emulation)
wsdisplay0: screen 4 added (std, vt100 emulation)
wsmux1: connecting to wsdisplay0
wskbd1: connecting to wsdisplay0
vrpiu:AD: 765, 873, 379

--------------6F151B67AC6B8FCA30248DC9--