> Why does cobalt make trouble in this certain way?

I've just started thinking of another reasoning than hardclock theory.
(I admit my first response was derived from wrong consequence)
With MIPS processor softclock is handled with real interrupt context.
Is it the cause of this particular device driver issue?

Toru Nishimura/ALKYL Technology