pkgsrc-Changes archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
CVS commit: pkgsrc/cad/py-PyRTL
Module Name: pkgsrc
Committed By: ryoon
Date: Sun Aug 3 15:39:41 UTC 2025
Modified Files:
pkgsrc/cad/py-PyRTL: Makefile PLIST distinfo
Log Message:
cad/py-PyRTL: Update to 0.12
Changelog:
0.12 - 2025-07-28
Added
GateGraph is an alternative PyRTL logic representation, designed to simplify analysis.
Changed
Rewrote output_to_verilog and output_verilog_testbench. The new implementation's output should be much easier to read:
Single-use expressions are inlined.
Try mangling unusable WireVector and MemBlock names first, before assigning them entirely new names.
Add comments to the generated Verilog that show the un-mangled names.
Many documentation improvements:
Most methods and functions now have examples.
Consistently use canonical top-level pyrtl.* names, rather than module-level names (pyrtl.WireVector, not pyrtl.wire.WireVector).
Enabled intersphinx for clickable standard library references (list, dict, etc).
Set up doctest for examples, to verify that documentation examples still work.
Switched from pylint and pycodestyle to ruff:
Applied many ruff fixes.
Reformatted the code with ruff format.
Updated tox to run ruff check and ruff format.
Removed
Removed remaining Python 2 support.
Fixed
Fixed XOR implementation in and_inverter_synth pass (@EdwinChang24)
output_verilog_testbench should not re-initialize RomBlocks.
FastSimulation was not setting init_memvalue correctly (renamed to SimulationTrace.memory_value_map).
Specify bitwidths for Verilog initial register and memory values. They were previously unsized constants, which are implicitly 32-bit signed, which could cause surprises.
To generate a diff of this commit:
cvs rdiff -u -r1.12 -r1.13 pkgsrc/cad/py-PyRTL/Makefile
cvs rdiff -u -r1.4 -r1.5 pkgsrc/cad/py-PyRTL/PLIST
cvs rdiff -u -r1.11 -r1.12 pkgsrc/cad/py-PyRTL/distinfo
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Modified files:
Index: pkgsrc/cad/py-PyRTL/Makefile
diff -u pkgsrc/cad/py-PyRTL/Makefile:1.12 pkgsrc/cad/py-PyRTL/Makefile:1.13
--- pkgsrc/cad/py-PyRTL/Makefile:1.12 Sat Jun 14 05:49:50 2025
+++ pkgsrc/cad/py-PyRTL/Makefile Sun Aug 3 15:39:41 2025
@@ -1,7 +1,7 @@
-# $NetBSD: Makefile,v 1.12 2025/06/14 05:49:50 ryoon Exp $
+# $NetBSD: Makefile,v 1.13 2025/08/03 15:39:41 ryoon Exp $
DISTNAME= pyrtl-${PKGVERSION_NOREV}
-PKGNAME= ${PYPKGPREFIX}-PyRTL-0.11.3
+PKGNAME= ${PYPKGPREFIX}-PyRTL-0.12
CATEGORIES= cad python
MASTER_SITES= ${MASTER_SITE_PYPI:=p/pyrtl/}
Index: pkgsrc/cad/py-PyRTL/PLIST
diff -u pkgsrc/cad/py-PyRTL/PLIST:1.4 pkgsrc/cad/py-PyRTL/PLIST:1.5
--- pkgsrc/cad/py-PyRTL/PLIST:1.4 Wed Jun 5 17:16:08 2024
+++ pkgsrc/cad/py-PyRTL/PLIST Sun Aug 3 15:39:41 2025
@@ -1,4 +1,4 @@
-@comment $NetBSD: PLIST,v 1.4 2024/06/05 17:16:08 ryoon Exp $
+@comment $NetBSD: PLIST,v 1.5 2025/08/03 15:39:41 ryoon Exp $
${PYSITELIB}/${WHEEL_INFODIR}/METADATA
${PYSITELIB}/${WHEEL_INFODIR}/RECORD
${PYSITELIB}/${WHEEL_INFODIR}/WHEEL
@@ -21,6 +21,9 @@ ${PYSITELIB}/pyrtl/core.pyo
${PYSITELIB}/pyrtl/corecircuits.py
${PYSITELIB}/pyrtl/corecircuits.pyc
${PYSITELIB}/pyrtl/corecircuits.pyo
+${PYSITELIB}/pyrtl/gate_graph.py
+${PYSITELIB}/pyrtl/gate_graph.pyc
+${PYSITELIB}/pyrtl/gate_graph.pyo
${PYSITELIB}/pyrtl/helperfuncs.py
${PYSITELIB}/pyrtl/helperfuncs.pyc
${PYSITELIB}/pyrtl/helperfuncs.pyo
Index: pkgsrc/cad/py-PyRTL/distinfo
diff -u pkgsrc/cad/py-PyRTL/distinfo:1.11 pkgsrc/cad/py-PyRTL/distinfo:1.12
--- pkgsrc/cad/py-PyRTL/distinfo:1.11 Sat Jun 14 05:49:50 2025
+++ pkgsrc/cad/py-PyRTL/distinfo Sun Aug 3 15:39:41 2025
@@ -1,5 +1,5 @@
-$NetBSD: distinfo,v 1.11 2025/06/14 05:49:50 ryoon Exp $
+$NetBSD: distinfo,v 1.12 2025/08/03 15:39:41 ryoon Exp $
-BLAKE2s (pyrtl-0.11.3.tar.gz) = f402a24d36f02ddda869ad27999c8c30663b1fb81f7f655151d5355fc2400605
-SHA512 (pyrtl-0.11.3.tar.gz) = 587cbd7ae3f0a5e7a85e9f151633f62a9517445b87fd41d2338e009aa8855f920c3a8d0bfe71ef8be2727b466504c8f9d8b9161466c4ce5cf34f0cd919d48bd8
-Size (pyrtl-0.11.3.tar.gz) = 491895 bytes
+BLAKE2s (pyrtl-0.12.tar.gz) = 415a713723876ba4eabaef5fd5bf1c1866aaf2e45bab60a5faa33753c14f1f9c
+SHA512 (pyrtl-0.12.tar.gz) = d01a804dd957ed29a7cdb84773a871a70caffc6c519b21a6f094f97b923768767097ffab7834526e2e5c13c1106c440b41663622f1db12d27c5854899a17ea71
+Size (pyrtl-0.12.tar.gz) = 527009 bytes
Home |
Main Index |
Thread Index |
Old Index