[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
Re: icache sync private rump component
Justin Cormack wrote:
> On Jul 19, 2014 10:01 AM, "Alexander Nasonov" <alnsn%yandex.ru@localhost>
> > To compile <mips/cache.h> in rump kernel, I needed to add -DMIPS3=1
> > to Makefile.rump for mips platforms. This is the only change outside
> > of sljit scope.
> You surely can't do that, people may be trying to compile on non mips3
Some mips have different ILP models in userspace and in the kernel.
This means that rump test doesn't necessarily test the code in the
kernel. I came up with the following:
# Define baseline cpu for mips ports, required for
# rumpcomp_sync_icache() hypercall.
#define SLJIT_CONFIG_MIPS_64 1
#define SLJIT_CONFIG_MIPS_32 1
Main Index |
Thread Index |