Subject: Re: MI interrupt description
To: Joerg Sonnenberger <joerg@britannica.bec.de>
From: Michael Lorenz <macallan@netbsd.org>
List: tech-kern
Date: 10/04/2007 15:08:44
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Hello,

On Oct 4, 2007, at 14:23, Joerg Sonnenberger wrote:

> is it possible to define platform independent definitions for normal
> interrupt routing constants? From x86 we have to distinguish at least
> between Active Low / Active High and Edge / Level triggered  
> interrupts.
>
> I want to push this into the IOAPIC and i8259 handling on x86 at some
> point as the current code is a mess abusing the IOAPIC constants in  
> many
> places, so I would like to see if we can come up with a generic list.

macppc distinguishes only between edge and level triggered.
While there - what about IPLs ?

have fun
Michael
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.7 (Darwin)

iQEVAwUBRwU6PcpnzkX8Yg2nAQIy1Af/SZf9HkRbfpiDcPYQfnvRwxZ1W8zRkLRV
/7iMxj7SasRpcLiogNU1EKTSFgMHUitDnCngQESHtYsp42KNFZfGFl43uMO17EYO
wgCBQ1Fgtc2NFjBVQIF+jS7fPwWJkzISHJkAGv8Zi59KF1Ep+jYWKWfCqZnYJfNg
GRm7B5MbRtkWeorVhU4xhkf1D1JsS6sjtndJkHnoOqruSCs5kcm26L36x4b2z3As
t3JSbzgR+wBzcq6yzoYqx3qHvg5PTefbt6p6VA2IMETGuX3/O6fFFfeIGJQ8QIfi
aRRt60OKJp1HCsmXZQSkmlRKEehCEHMgRZxGXwtagjBmaVMifS2YMw==
=fsq/
-----END PGP SIGNATURE-----