--A6N2fC+uXW/VQSAv
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Sat, Mar 17, 2007 at 10:06:36PM -0400, der Mouse wrote:
> >>> * To read or write a MSR in all CPUs
> >> What's an MSR?  Do all, or at least most, arches have them?
> > Machine Specific Register on i386 and amd64.
>=20
> Then could this possibly move to port-i386 and/or port-amd64 rather
> than tech-kern?

I'd rather it not.

One reason is that a lot of the needed expertese reads this list, and this=
=20
very much is a kernel issue.

A second reason is that, while the specific hardware in question applies=20
to only a few ports, the problem at hand is VERY MI. The issue is how does=
=20
a program running on an unspecified CPU monitor or vary the speed at which=
=20
a specified CPU is running. We need to solve this problem for every SMP=20
port.

So let it stay. :-)

Take care,

Bill

--A6N2fC+uXW/VQSAv
Content-Type: application/pgp-signature
Content-Disposition: inline

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.3 (NetBSD)

iD8DBQFF/KiWWz+3JHUci9cRAt+7AJ9WtZSDBZx3OGMUM8bay68rJnyqmQCcDGbI
JL4wDYGP3VR0b+ku76Tiqc8=
=oMa6
-----END PGP SIGNATURE-----

--A6N2fC+uXW/VQSAv--