> Another possibility is too fast access to memory. To be precise:
> when a cpu cache burst is back to back with DMA access from/to the
> disk controler, the timing between the two is too "tight". 

This would jibe with some bizarre corruption we noticed about two
years ago in a ppc development board - it mysteriously stopped when
the caches were disabled.