Module Name:	pkgsrc
Committed By:	dmcmahill
Date:		Sat Mar 25 21:09:17 UTC 2000

Modified Files:
	pkgsrc/cad/verilog-current: Makefile
	pkgsrc/cad/verilog-current/files: md5 patch-sum
	pkgsrc/cad/verilog-current/patches: patch-ad
	pkgsrc/cad/verilog-current/pkg: PLIST

Log Message:
Update to verilog-current-20000318.

Notable changes since the last pkg are (from the snapshot announcement):

Parameters are complete.
What this means is that I finally got around to supporting defparam,
and while I was at it I rewrote the entire parameter handling and added
the parameter support included in 1364-2000.

I have rewritten major portions of the VVM backend. The vvm_nexus class
has been introduced to the fray, and all the device implementations in
the VVM library now use the nexus to drive and receive values. An advantage
of this scheme is that the t-vvm backend code (in ivl proper) is simpler,
and so is the generated C++ code.

I also removed most of the template classes. This proved to be a huge
compile-time benefit (though compiling twice as fast really only matters
for large programs) and it doesn't seem likely to hurt run-time performance.
A few remain, either because they seemed harmless (the N-wide logic gates)
or I couldn't yet figure out a good way to replace them (vvm_bitset_t).

A side benefit of this is that the vvm library may now be a modeling
library that ordinary humans can use to write their models in C++. This
may provide the unexpected benefit of heading me towards incremental
compilation of designs. So who was it who was beating me over the head
asking for that?-)

I also fixed a few minor problems with the preprocessor. Those of you
who reported problems with `includes and `defines should check this out.


To generate a diff of this commit:
cvs rdiff -r1.1.1.1 -r1.2 pkgsrc/cad/verilog-current/Makefile
cvs rdiff -r1.1.1.1 -r1.2 pkgsrc/cad/verilog-current/files/md5
cvs rdiff -r1.2 -r1.3 pkgsrc/cad/verilog-current/files/patch-sum
cvs rdiff -r1.2 -r1.3 pkgsrc/cad/verilog-current/patches/patch-ad
cvs rdiff -r1.1.1.1 -r1.2 pkgsrc/cad/verilog-current/pkg/PLIST

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.