Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/dev/usb fix more typos in style found one in file - chec...



details:   https://anonhg.NetBSD.org/src/rev/a08d8ee5c97f
branches:  trunk
changeset: 1022648:a08d8ee5c97f
user:      andvar <andvar%NetBSD.org@localhost>
date:      Sat Jul 31 14:36:33 2021 +0000

description:
fix more typos in style found one in file - check/fix them all.

diffstat:

 common/lib/libc/hash/sha3/sha3.c   |   8 +-
 sys/arch/arm/ixp12x0/ixp12x0_clk.c |   6 +-
 sys/arch/dreamcast/dev/pvr.c       |   6 +-
 sys/dev/ic/mb86950.c               |   8 +-
 sys/dev/ic/mb86960.c               |  16 +++---
 sys/dev/ic/mb86960var.h            |   6 +-
 sys/dev/usb/umcs.h                 |  88 +++++++++++++++++++-------------------
 7 files changed, 69 insertions(+), 69 deletions(-)

diffs (truncated from 451 to 300 lines):

diff -r ebc37557bc56 -r a08d8ee5c97f common/lib/libc/hash/sha3/sha3.c
--- a/common/lib/libc/hash/sha3/sha3.c  Sat Jul 31 13:47:19 2021 +0000
+++ b/common/lib/libc/hash/sha3/sha3.c  Sat Jul 31 14:36:33 2021 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: sha3.c,v 1.2 2020/05/30 18:40:28 riastradh Exp $       */
+/*     $NetBSD: sha3.c,v 1.3 2021/07/31 14:36:33 andvar Exp $  */
 
 /*-
  * Copyright (c) 2015 Taylor R. Campbell
@@ -27,7 +27,7 @@
  */
 
 /*
- * SHA-3: FIPS-202, Permutation-Based Hash and Extendable-Ouptut Functions
+ * SHA-3: FIPS-202, Permutation-Based Hash and Extendable-Output Functions
  */
 
 #if HAVE_NBTOOL_CONFIG_H
@@ -38,14 +38,14 @@
 
 #if defined(_KERNEL) || defined(_STANDALONE)
 
-__KERNEL_RCSID(0, "$NetBSD: sha3.c,v 1.2 2020/05/30 18:40:28 riastradh Exp $");
+__KERNEL_RCSID(0, "$NetBSD: sha3.c,v 1.3 2021/07/31 14:36:33 andvar Exp $");
 #include <lib/libkern/libkern.h>
 
 #define        SHA3_ASSERT     KASSERT
 
 #else
 
-__RCSID("$NetBSD: sha3.c,v 1.2 2020/05/30 18:40:28 riastradh Exp $");
+__RCSID("$NetBSD: sha3.c,v 1.3 2021/07/31 14:36:33 andvar Exp $");
 
 #include "namespace.h"
 
diff -r ebc37557bc56 -r a08d8ee5c97f sys/arch/arm/ixp12x0/ixp12x0_clk.c
--- a/sys/arch/arm/ixp12x0/ixp12x0_clk.c        Sat Jul 31 13:47:19 2021 +0000
+++ b/sys/arch/arm/ixp12x0/ixp12x0_clk.c        Sat Jul 31 14:36:33 2021 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: ixp12x0_clk.c,v 1.18 2020/05/29 12:30:39 rin Exp $     */
+/*     $NetBSD: ixp12x0_clk.c,v 1.19 2021/07/31 14:36:33 andvar Exp $  */
 
 /*
  * Copyright (c) 1997 Mark Brinicombe.
@@ -38,7 +38,7 @@
  */
 
 #include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: ixp12x0_clk.c,v 1.18 2020/05/29 12:30:39 rin Exp $");
+__KERNEL_RCSID(0, "$NetBSD: ixp12x0_clk.c,v 1.19 2021/07/31 14:36:33 andvar Exp $");
 
 #include <sys/types.h>
 #include <sys/param.h>
@@ -314,7 +314,7 @@
 
        if (ixpclk_sc == NULL) {
 #ifdef DEBUG
-               printf("delay: called befor start ixpclk\n");
+               printf("delay: called before start ixpclk\n");
 #endif
 
                csec = usecs / 10000;
diff -r ebc37557bc56 -r a08d8ee5c97f sys/arch/dreamcast/dev/pvr.c
--- a/sys/arch/dreamcast/dev/pvr.c      Sat Jul 31 13:47:19 2021 +0000
+++ b/sys/arch/dreamcast/dev/pvr.c      Sat Jul 31 14:36:33 2021 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: pvr.c,v 1.37 2021/04/24 23:36:31 thorpej Exp $ */
+/*     $NetBSD: pvr.c,v 1.38 2021/07/31 14:36:33 andvar Exp $  */
 
 /*-
  * Copyright (c) 2001 Marcus Comstedt.
@@ -35,7 +35,7 @@
 
 #include <sys/cdefs.h>                 /* RCS ID & Copyright macro defns */
 
-__KERNEL_RCSID(0, "$NetBSD: pvr.c,v 1.37 2021/04/24 23:36:31 thorpej Exp $");
+__KERNEL_RCSID(0, "$NetBSD: pvr.c,v 1.38 2021/07/31 14:36:33 andvar Exp $");
 
 #include <sys/param.h>
 #include <sys/systm.h>
@@ -377,7 +377,7 @@
 
        /*
         * XXX This should be easy to support -- just need to define
-        * XXX offsets for the contol regs, etc.
+        * XXX offsets for the control regs, etc.
         */
 
        struct pvr_softc *sc = v;
diff -r ebc37557bc56 -r a08d8ee5c97f sys/dev/ic/mb86950.c
--- a/sys/dev/ic/mb86950.c      Sat Jul 31 13:47:19 2021 +0000
+++ b/sys/dev/ic/mb86950.c      Sat Jul 31 14:36:33 2021 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: mb86950.c,v 1.34 2020/02/04 05:25:39 thorpej Exp $     */
+/*     $NetBSD: mb86950.c,v 1.35 2021/07/31 14:36:33 andvar Exp $      */
 
 /*
  * All Rights Reserved, Copyright (C) Fujitsu Limited 1995
@@ -67,7 +67,7 @@
   */
 
 #include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: mb86950.c,v 1.34 2020/02/04 05:25:39 thorpej Exp $");
+__KERNEL_RCSID(0, "$NetBSD: mb86950.c,v 1.35 2021/07/31 14:36:33 andvar Exp $");
 
 /*
  * Device driver for Fujitsu mb86950 based Ethernet cards.
@@ -795,13 +795,13 @@
         * We just loop checking the flag to pull out all received
         * packets.
         *
-        * We limit the number of iterrations to avoid infinite loop.
+        * We limit the number of iterations to avoid infinite loop.
         * It can be caused by a very slow CPU (some broken
         * peripheral may insert incredible number of wait cycles)
         * or, worse, by a broken mb86950 chip.
         */
        for (i = 0; i < sc->rxb_num_pkt; i++) {
-               /* Stop the iterration if 86950 indicates no packets. */
+               /* Stop the iteration if 86950 indicates no packets. */
                if (bus_space_read_1(bst, bsh, DLCR_RX_MODE) & RX_BUF_EMTY)
                        break;
 
diff -r ebc37557bc56 -r a08d8ee5c97f sys/dev/ic/mb86960.c
--- a/sys/dev/ic/mb86960.c      Sat Jul 31 13:47:19 2021 +0000
+++ b/sys/dev/ic/mb86960.c      Sat Jul 31 14:36:33 2021 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: mb86960.c,v 1.95 2020/02/04 05:25:39 thorpej Exp $     */
+/*     $NetBSD: mb86960.c,v 1.96 2021/07/31 14:36:33 andvar Exp $      */
 
 /*
  * All Rights Reserved, Copyright (C) Fujitsu Limited 1995
@@ -32,7 +32,7 @@
  */
 
 #include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: mb86960.c,v 1.95 2020/02/04 05:25:39 thorpej Exp $");
+__KERNEL_RCSID(0, "$NetBSD: mb86960.c,v 1.96 2021/07/31 14:36:33 andvar Exp $");
 
 /*
  * Device driver for Fujitsu MB86960A/MB86965A based Ethernet cards.
@@ -582,7 +582,7 @@
        ifp->if_flags |= IFF_RUNNING;
 
        /*
-        * At this point, the interface is runnung properly,
+        * At this point, the interface is running properly,
         * except that it receives *no* packets.  we then call
         * mb86960_setmode() to tell the chip what packets to be
         * received, based on the if_flags and multicast group
@@ -696,7 +696,7 @@
        /*
         * Stop accepting more transmission packets temporarily, when
         * a filter change request is delayed.  Updating the MARs on
-        * 86960 flushes the transmisstion buffer, so it is delayed
+        * 86960 flushes the transmission buffer, so it is delayed
         * until all buffered transmission packets have been sent
         * out.
         */
@@ -860,7 +860,7 @@
                 * 86960 has a design flow on collision count on multiple
                 * packet transmission.  When we send two or more packets
                 * with one start command (that's what we do when the
-                * transmission queue is clauded), 86960 informs us number
+                * transmission queue is crowded), 86960 informs us number
                 * of collisions occurred on the last packet on the
                 * transmission only.  Number of collisions on previous
                 * packets are lost.  I have told that the fact is clearly
@@ -958,7 +958,7 @@
         * We just loop checking the flag to pull out all received
         * packets.
         *
-        * We limit the number of iterrations to avoid infinite loop.
+        * We limit the number of iterations to avoid infinite loop.
         * It can be caused by a very slow CPU (some broken
         * peripheral may insert incredible number of wait cycles)
         * or, worse, by a broken MB86960 chip.
@@ -1660,7 +1660,7 @@
         * DLC trashes all packets in both transmission and receive
         * buffers when stopped.
         *
-        * ... Are the above sentenses correct?  I have to check the
+        * ... Are the above sentences correct?  I have to check the
         *     manual of the MB86960A.  FIXME.
         *
         * To reduce the packet lossage, we delay the filter update
@@ -1689,7 +1689,7 @@
 /*
  * Load a new multicast address filter into MARs.
  *
- * The caller must have splnet'ed befor mb86960_loadmar.
+ * The caller must have splnet'ed before mb86960_loadmar.
  * This function starts the DLC upon return.  So it can be called only
  * when the chip is working, i.e., from the driver's point of view, when
  * a device is RUNNING.  (I mistook the point in previous versions.)
diff -r ebc37557bc56 -r a08d8ee5c97f sys/dev/ic/mb86960var.h
--- a/sys/dev/ic/mb86960var.h   Sat Jul 31 13:47:19 2021 +0000
+++ b/sys/dev/ic/mb86960var.h   Sat Jul 31 14:36:33 2021 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: mb86960var.h,v 1.40 2015/04/13 16:33:24 riastradh Exp $        */
+/*     $NetBSD: mb86960var.h,v 1.41 2021/07/31 14:36:33 andvar Exp $   */
 
 /*
  * All Rights Reserved, Copyright (C) Fujitsu Limited 1995
@@ -130,7 +130,7 @@
 
        /* Set by probe() and not modified in later phases. */
        uint32_t sc_flags;              /* controller quirks */
-#define FE_FLAGS_MB86960       0x0001  /* DLCR7 is differnt on MB86960 */
+#define FE_FLAGS_MB86960       0x0001  /* DLCR7 is different on MB86960 */
 #define FE_FLAGS_SBW_BYTE      0x0002  /* byte access mode for system bus */
 #define FE_FLAGS_SRAM_150ns    0x0004  /* The board has slow SRAM */
 
@@ -179,7 +179,7 @@
 #define FE_RMASK (FE_D3_OVRFLO | FE_D3_CRCERR | \
                  FE_D3_ALGERR | FE_D3_SRTPKT | FE_D3_PKTRDY)
 
-/* Maximum number of iterrations for a receive interrupt. */
+/* Maximum number of iterations for a receive interrupt. */
 #define FE_MAX_RECV_COUNT ((65536 - 2048 * 2) / 64)
        /* Maximum size of SRAM is 65536,
         * minimum size of transmission buffer in fe is 2x2KB,
diff -r ebc37557bc56 -r a08d8ee5c97f sys/dev/usb/umcs.h
--- a/sys/dev/usb/umcs.h        Sat Jul 31 13:47:19 2021 +0000
+++ b/sys/dev/usb/umcs.h        Sat Jul 31 14:36:33 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: umcs.h,v 1.2 2019/06/04 10:15:22 msaitoh Exp $ */
+/* $NetBSD: umcs.h,v 1.3 2021/07/31 14:36:33 andvar Exp $ */
 /* $FreeBSD: head/sys/dev/usb/serial/umcs.h 252123 2013-06-23 20:19:51Z thomas $ */
 
 /*-
@@ -34,7 +34,7 @@
 #define        UMCS7840_READ_LENGTH    1       /* bytes */
 #define        UMCS7840_CTRL_TIMEOUT   500     /* ms */
 
-/* Read/Wrtire registers vendor commands */
+/* Read/Write registers vendor commands */
 #define        MCS7840_RDREQ           0x0d
 #define        MCS7840_WRREQ           0x0e
 
@@ -56,16 +56,16 @@
 #define        MCS7840_DEV_REG_GPIO            0x07    /* GPIO_0 and GPIO_1 bits,
                                                 * undocumented, see notes
                                                 * below R/W */
-#define        MCS7840_DEV_REG_SP2             0x08    /* Options for for UART 2, R/W */
+#define        MCS7840_DEV_REG_SP2             0x08    /* Options for UART 2, R/W */
 #define        MCS7840_DEV_REG_CONTROL2        0x09    /* Control bits for UART 2,
                                                 * R/W */
-#define        MCS7840_DEV_REG_SP3             0x0a    /* Options for for UART 3, R/W */
+#define        MCS7840_DEV_REG_SP3             0x0a    /* Options for UART 3, R/W */
 #define        MCS7840_DEV_REG_CONTROL3        0x0b    /* Control bits for UART 3,
                                                 * R/W */
-#define        MCS7840_DEV_REG_SP4             0x0c    /* Options for for UART 4, R/W */
+#define        MCS7840_DEV_REG_SP4             0x0c    /* Options for UART 4, R/W */
 #define        MCS7840_DEV_REG_CONTROL4        0x0d    /* Control bits for UART 4,
                                                 * R/W */
-#define        MCS7840_DEV_REG_PLL_DIV_M       0x0e    /* Pre-diviedr for PLL, R/W */
+#define        MCS7840_DEV_REG_PLL_DIV_M       0x0e    /* Pre-divider for PLL, R/W */
 #define        MCS7840_DEV_REG_UNKNOWN1        0x0f    /* NOT MENTIONED AND NOT USED */
 #define        MCS7840_DEV_REG_PLL_DIV_N       0x10    /* Loop divider for PLL, R/W */
 #define        MCS7840_DEV_REG_CLOCK_MUX       0x12    /* PLL input clock & Interrupt
@@ -109,28 +109,28 @@
                                                 * 4, R/W */
 #define        MCS7840_DEV_REG_BI_FIFO_STAT1   0x32    /* Bulk-In FIFO Stat for Port
                                                 * 1, contains number of
-                                                * availiable bytes, R/Only */
+                                                * available bytes, R/Only */
 #define        MCS7840_DEV_REG_BO_FIFO_STAT1   0x33    /* Bulk-out FIFO Stat for Port
                                                 * 1, contains number of
-                                                * availiable bytes, R/Only */
+                                                * available bytes, R/Only */
 #define        MCS7840_DEV_REG_BI_FIFO_STAT2   0x34    /* Bulk-In FIFO Stat for Port
                                                 * 2, contains number of
-                                                * availiable bytes, R/Only */
+                                                * available bytes, R/Only */
 #define        MCS7840_DEV_REG_BO_FIFO_STAT2   0x35    /* Bulk-out FIFO Stat for Port
                                                 * 2, contains number of
-                                                * availiable bytes, R/Only */
+                                                * available bytes, R/Only */
 #define        MCS7840_DEV_REG_BI_FIFO_STAT3   0x36    /* Bulk-In FIFO Stat for Port
                                                 * 3, contains number of
-                                                * availiable bytes, R/Only */
+                                                * available bytes, R/Only */
 #define        MCS7840_DEV_REG_BO_FIFO_STAT3   0x37    /* Bulk-out FIFO Stat for Port
                                                 * 3, contains number of
-                                                * availiable bytes, R/Only */
+                                                * available bytes, R/Only */
 #define        MCS7840_DEV_REG_BI_FIFO_STAT4   0x38    /* Bulk-In FIFO Stat for Port
                                                 * 4, contains number of
-                                                * availiable bytes, R/Only */
+                                                * available bytes, R/Only */
 #define        MCS7840_DEV_REG_BO_FIFO_STAT4   0x39    /* Bulk-out FIFO Stat for Port
                                                 * 4, contains number of
-                                                * availiable bytes, R/Only */
+                                                * available bytes, R/Only */
 #define        MCS7840_DEV_REG_ZERO_PERIOD1    0x3a    /* Period between zero out
                                                 * frames for Port 1, R/W */
 #define        MCS7840_DEV_REG_ZERO_PERIOD2    0x3b    /* Period between zero out
@@ -141,28 +141,28 @@
                                                 * frames for Port 1, R/W */



Home | Main Index | Thread Index | Old Index