Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/dev/pci Regen.



details:   https://anonhg.NetBSD.org/src/rev/07f789267c1a
branches:  trunk
changeset: 992296:07f789267c1a
user:      msaitoh <msaitoh%NetBSD.org@localhost>
date:      Thu Aug 23 05:19:11 2018 +0000

description:
Regen.

diffstat:

 sys/dev/pci/pcidevs.h      |   221 +-
 sys/dev/pci/pcidevs_data.h |  6988 ++++++++++++++++++++++---------------------
 2 files changed, 3610 insertions(+), 3599 deletions(-)

diffs (truncated from 9420 to 300 lines):

diff -r 86d4efb8da96 -r 07f789267c1a sys/dev/pci/pcidevs.h
--- a/sys/dev/pci/pcidevs.h     Thu Aug 23 05:18:45 2018 +0000
+++ b/sys/dev/pci/pcidevs.h     Thu Aug 23 05:19:11 2018 +0000
@@ -1,10 +1,10 @@
-/*     $NetBSD: pcidevs.h,v 1.1337 2018/07/30 06:00:30 msaitoh Exp $   */
+/*     $NetBSD: pcidevs.h,v 1.1338 2018/08/23 05:19:12 msaitoh Exp $   */
 
 /*
  * THIS FILE IS AUTOMATICALLY GENERATED.  DO NOT EDIT.
  *
  * generated from:
- *     NetBSD: pcidevs,v 1.1346 2018/07/30 05:59:57 msaitoh Exp
+ *     NetBSD: pcidevs,v 1.1347 2018/08/23 05:18:45 msaitoh Exp
  */
 
 /*
@@ -4333,14 +4333,14 @@
 #define        PCI_PRODUCT_INTEL_E7520_CFG     0x359b          /* E7520 Extended Configuration */
 #define        PCI_PRODUCT_INTEL_X722_A0       0x374c          /* X722 A0 10GbE */
 #define        PCI_PRODUCT_INTEL_X722_A0_VF    0x374d          /* X722 A0 10GbE VF */
-#define        PCI_PRODUCT_INTEL_C620_THERM_SENS       0x37b1          /* Thermal Sensor */
-#define        PCI_PRODUCT_INTEL_C620_NPX16    0x37c0          /* PCIe x16 Uplink (NPX16) */
-#define        PCI_PRODUCT_INTEL_C620_NPX8     0x37c1          /* PCIe x8 Uplink (NPX8) */
-#define        PCI_PRODUCT_INTEL_C620_VSWP_0   0x37c2          /* Virtual Switch Port (for QAT 0) */
-#define        PCI_PRODUCT_INTEL_C620_VSWP_1   0x37c3          /* Virtual Switch Port (for QAT 1) */
-#define        PCI_PRODUCT_INTEL_C620_VSWP_2   0x37c4          /* Virtual Switch Port (for QAT 2) */
-#define        PCI_PRODUCT_INTEL_C620_VSWP_3   0x37c5          /* Virtual Switch Port (for 10GbE LAN) */
-#define        PCI_PRODUCT_INTEL_C620_VSWP_4   0x37c6          /* Virtual Switch Port (for Termal Sensor) */
+#define        PCI_PRODUCT_INTEL_C620_THERM_SENS       0x37b1          /* C620 Thermal Sensor */
+#define        PCI_PRODUCT_INTEL_C620_NPX16    0x37c0          /* C620 PCIe x16 Uplink (NPX16) */
+#define        PCI_PRODUCT_INTEL_C620_NPX8     0x37c1          /* C620 PCIe x8 Uplink (NPX8) */
+#define        PCI_PRODUCT_INTEL_C620_VSWP_0   0x37c2          /* C620 Virtual Switch Port (for QAT 0) */
+#define        PCI_PRODUCT_INTEL_C620_VSWP_1   0x37c3          /* C620 Virtual Switch Port (for QAT 1) */
+#define        PCI_PRODUCT_INTEL_C620_VSWP_2   0x37c4          /* C620 Virtual Switch Port (for QAT 2) */
+#define        PCI_PRODUCT_INTEL_C620_VSWP_3   0x37c5          /* C620 Virtual Switch Port (for 10GbE LAN) */
+#define        PCI_PRODUCT_INTEL_C620_VSWP_4   0x37c6          /* C620 Virtual Switch Port (for Termal Sensor) */
 #define        PCI_PRODUCT_INTEL_C620_QAT      0x37c8          /* C620 QAT */
 #define        PCI_PRODUCT_INTEL_C620_QAT_VF   0x37c9          /* C620 QAT Virtual Function */
 #define        PCI_PRODUCT_INTEL_X722  0x37cc          /* X722 10GbE */
@@ -5108,106 +5108,107 @@
 #define        PCI_PRODUCT_INTEL_100SERIES_PCIE_19     0xa169          /* 100 Series PCIE */
 #define        PCI_PRODUCT_INTEL_100SERIES_PCIE_20     0xa16a          /* 100 Series PCIE */
 #define        PCI_PRODUCT_INTEL_100SERIES_HDA 0xa170          /* 100 Series HD Audio */
-#define        PCI_PRODUCT_INTEL_C620_AHCI     0xa182          /* AHCI */
-#define        PCI_PRODUCT_INTEL_C620_3RD_RAID 0xa186          /* 3rd Party RAID */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_0   0xa190          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_1   0xa191          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_2   0xa192          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_3   0xa193          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_4   0xa194          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_5   0xa195          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_6   0xa196          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_7   0xa197          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_8   0xa198          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_9   0xa199          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_10  0xa19a          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_11  0xa19b          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_12  0xa19c          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_13  0xa19d          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_14  0xa19e          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_15  0xa19f          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_P2SB     0xa1a0          /* P2SB */
-#define        PCI_PRODUCT_INTEL_C620_PMC      0xa1a1          /* PMC */
-#define        PCI_PRODUCT_INTEL_C620_SMB      0xa1a3          /* SMBus */
-#define        PCI_PRODUCT_INTEL_C620_SPI      0xa1a4          /* SPI */
-#define        PCI_PRODUCT_INTEL_C620_TRACE    0xa1a6          /* Trace Hub */
-#define        PCI_PRODUCT_INTEL_C620_XHCI     0xa1af          /* xHCI */
-#define        PCI_PRODUCT_INTEL_C620_THERM    0xa1b1          /* Thermal Subsystem */
-#define        PCI_PRODUCT_INTEL_C620_ME_HCI_1 0xa1ba          /* ME HCI */
-#define        PCI_PRODUCT_INTEL_C620_ME_HCI_2 0xa1bb          /* ME HCI */
-#define        PCI_PRODUCT_INTEL_C620_ME_IDER  0xa1bc          /* ME IDER */
-#define        PCI_PRODUCT_INTEL_C620_ME_KT    0xa1bd          /* ME KT */
-#define        PCI_PRODUCT_INTEL_C620_ME_HCI_3 0xa1be          /* ME HECI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_1    0xa1c1          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_2    0xa1c2          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_3    0xa1c3          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_4    0xa1c4          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_5    0xa1c5          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_6    0xa1c6          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_7    0xa1c7          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_SSATA_AHCI       0xa1d2          /* sSATA AHCI */
-#define        PCI_PRODUCT_INTEL_C620_SSATA_RAID       0xa1d6          /* sSATA 3rd Party RAID */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_16  0xa1e7          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_17  0xa1e8          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_18  0xa1e9          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_19  0xa1ea          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_MROM_0   0xa1ec          /* MROM */
-#define        PCI_PRODUCT_INTEL_C620_MROM_1   0xa1ed          /* MROM */
-#define        PCI_PRODUCT_INTEL_C620_HDA      0xa1f0          /* HD Audio */
-#define        PCI_PRODUCT_INTEL_C620_IE_HECI_1        0xa1f8          /* IE HECI */
-#define        PCI_PRODUCT_INTEL_C620_IE_HECI_2        0xa1f9          /* IE HECI */
-#define        PCI_PRODUCT_INTEL_C620_IE_IDER  0xa1fa          /* IE IDER */
-#define        PCI_PRODUCT_INTEL_C620_IE_KT    0xa1fb          /* IE KT */
-#define        PCI_PRODUCT_INTEL_C620_IE_HECI_3        0xa1fc          /* IE HECI */
-#define        PCI_PRODUCT_INTEL_C620_AHCI_S   0xa202          /* AHCI */
-#define        PCI_PRODUCT_INTEL_C620_3RD_RAID_S       0xa206          /* 3rd Party RAID */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_0 0xa210          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_1 0xa211          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_2 0xa212          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_3 0xa213          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_4 0xa214          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_5 0xa215          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_6 0xa216          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_7 0xa217          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_8 0xa218          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_9 0xa219          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_10        0xa21a          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_11        0xa21b          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_12        0xa21c          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_13        0xa21d          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_14        0xa21e          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_15        0xa21f          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_P2SB_S   0xa220          /* P2SB */
-#define        PCI_PRODUCT_INTEL_C620_PMC_S    0xa221          /* PMC */
-#define        PCI_PRODUCT_INTEL_C620_SMB_S    0xa223          /* SMBus */
-#define        PCI_PRODUCT_INTEL_C620_SPI_S    0xa224          /* SPI */
-#define        PCI_PRODUCT_INTEL_C620_TRACE_S  0xa226          /* Trace Hub */
-#define        PCI_PRODUCT_INTEL_C620_XHCI_S   0xa22f          /* xHCI */
-#define        PCI_PRODUCT_INTEL_C620_THERM_S  0xa231          /* Thermal Subsystem */
-#define        PCI_PRODUCT_INTEL_C620_ME_HCI_S_1       0xa23a          /* ME HCI */
-#define        PCI_PRODUCT_INTEL_C620_ME_HCI_S_2       0xa23b          /* ME HCI */
-#define        PCI_PRODUCT_INTEL_C620_ME_IDER_S        0xa23c          /* ME IDER */
-#define        PCI_PRODUCT_INTEL_C620_ME_KT_S  0xa23d          /* ME KT */
-#define        PCI_PRODUCT_INTEL_C620_ME_HCI_S_3       0xa23e          /* ME HECI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_S_1  0xa242          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_S_2  0xa243          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_S_3  0xa244          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_S_4  0xa245          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_LPC_S_5  0xa246          /* LPC or eSPI */
-#define        PCI_PRODUCT_INTEL_C620_SSATA_AHCI_S     0xa252          /* sSATA AHCI */
-#define        PCI_PRODUCT_INTEL_C620_SSATA_RAID_S     0xa256          /* sSATA 3rd Party RAID */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_16        0xa267          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_17        0xa268          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_18        0xa269          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_PCIE_S_19        0xa26a          /* PCIe Root Port */
-#define        PCI_PRODUCT_INTEL_C620_MROM_S_0 0xa26c          /* MROM */
-#define        PCI_PRODUCT_INTEL_C620_MROM_S_1 0xa26d          /* MROM */
-#define        PCI_PRODUCT_INTEL_C620_HDA_S    0xa270          /* HD Audio */
-#define        PCI_PRODUCT_INTEL_C620_IE_HECI_S_1      0xa278          /* IE HECI */
-#define        PCI_PRODUCT_INTEL_C620_IE_HECI_S_2      0xa279          /* IE HECI */
-#define        PCI_PRODUCT_INTEL_C620_IE_IDER_S        0xa27a          /* IE IDER */
-#define        PCI_PRODUCT_INTEL_C620_IE_KT_S  0xa27b          /* IE KT */
-#define        PCI_PRODUCT_INTEL_C620_IE_HECI_S_3      0xa27c          /* IE HECI */
+#define        PCI_PRODUCT_INTEL_C620_AHCI     0xa182          /* C620 AHCI */
+#define        PCI_PRODUCT_INTEL_C620_3RD_RAID 0xa186          /* C620 3rd Party RAID */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_0   0xa190          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_1   0xa191          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_2   0xa192          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_3   0xa193          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_4   0xa194          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_5   0xa195          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_6   0xa196          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_7   0xa197          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_8   0xa198          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_9   0xa199          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_10  0xa19a          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_11  0xa19b          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_12  0xa19c          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_13  0xa19d          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_14  0xa19e          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_15  0xa19f          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_P2SB     0xa1a0          /* C620 P2SB */
+#define        PCI_PRODUCT_INTEL_C620_PMC      0xa1a1          /* C620 PMC */
+#define        PCI_PRODUCT_INTEL_C620_SMB      0xa1a3          /* C620 SMBus */
+#define        PCI_PRODUCT_INTEL_C620_SPI      0xa1a4          /* C620 SPI */
+#define        PCI_PRODUCT_INTEL_C620_TRACE    0xa1a6          /* C620 Trace Hub */
+#define        PCI_PRODUCT_INTEL_C620_XHCI     0xa1af          /* C620 xHCI */
+#define        PCI_PRODUCT_INTEL_C620_THERM    0xa1b1          /* C620 Thermal Subsystem */
+#define        PCI_PRODUCT_INTEL_C620_ME_HCI_1 0xa1ba          /* C620 ME HCI */
+#define        PCI_PRODUCT_INTEL_C620_ME_HCI_2 0xa1bb          /* C620 ME HCI */
+#define        PCI_PRODUCT_INTEL_C620_ME_IDER  0xa1bc          /* C620 ME IDER */
+#define        PCI_PRODUCT_INTEL_C620_ME_KT    0xa1bd          /* C620 ME KT */
+#define        PCI_PRODUCT_INTEL_C620_ME_HCI_3 0xa1be          /* C620 ME HECI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_1    0xa1c1          /* C621 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_2    0xa1c2          /* C622 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_3    0xa1c3          /* C624 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_4    0xa1c4          /* C625 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_5    0xa1c5          /* C626 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_6    0xa1c6          /* C627 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_7    0xa1c7          /* C628 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_8    0xa1ca          /* C629 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_SSATA_AHCI       0xa1d2          /* C620 sSATA AHCI */
+#define        PCI_PRODUCT_INTEL_C620_SSATA_RAID       0xa1d6          /* C620 sSATA 3rd Party RAID */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_16  0xa1e7          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_17  0xa1e8          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_18  0xa1e9          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_19  0xa1ea          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_MROM_0   0xa1ec          /* C620 MROM */
+#define        PCI_PRODUCT_INTEL_C620_MROM_1   0xa1ed          /* C620 MROM */
+#define        PCI_PRODUCT_INTEL_C620_HDA      0xa1f0          /* C620 HD Audio */
+#define        PCI_PRODUCT_INTEL_C620_IE_HECI_1        0xa1f8          /* C620 IE HECI */
+#define        PCI_PRODUCT_INTEL_C620_IE_HECI_2        0xa1f9          /* C620 IE HECI */
+#define        PCI_PRODUCT_INTEL_C620_IE_IDER  0xa1fa          /* C620 IE IDER */
+#define        PCI_PRODUCT_INTEL_C620_IE_KT    0xa1fb          /* C620 IE KT */
+#define        PCI_PRODUCT_INTEL_C620_IE_HECI_3        0xa1fc          /* C620 IE HECI */
+#define        PCI_PRODUCT_INTEL_C620_AHCI_S   0xa202          /* C620 AHCI */
+#define        PCI_PRODUCT_INTEL_C620_3RD_RAID_S       0xa206          /* C620 3rd Party RAID */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_0 0xa210          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_1 0xa211          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_2 0xa212          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_3 0xa213          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_4 0xa214          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_5 0xa215          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_6 0xa216          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_7 0xa217          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_8 0xa218          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_9 0xa219          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_10        0xa21a          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_11        0xa21b          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_12        0xa21c          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_13        0xa21d          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_14        0xa21e          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_15        0xa21f          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_P2SB_S   0xa220          /* C620 P2SB */
+#define        PCI_PRODUCT_INTEL_C620_PMC_S    0xa221          /* C620 PMC */
+#define        PCI_PRODUCT_INTEL_C620_SMB_S    0xa223          /* C620 SMBus */
+#define        PCI_PRODUCT_INTEL_C620_SPI_S    0xa224          /* C620 SPI */
+#define        PCI_PRODUCT_INTEL_C620_TRACE_S  0xa226          /* C620 Trace Hub */
+#define        PCI_PRODUCT_INTEL_C620_XHCI_S   0xa22f          /* C620 xHCI */
+#define        PCI_PRODUCT_INTEL_C620_THERM_S  0xa231          /* C620 Thermal Subsystem */
+#define        PCI_PRODUCT_INTEL_C620_ME_HCI_S_1       0xa23a          /* C620 ME HCI */
+#define        PCI_PRODUCT_INTEL_C620_ME_HCI_S_2       0xa23b          /* C620 ME HCI */
+#define        PCI_PRODUCT_INTEL_C620_ME_IDER_S        0xa23c          /* C620 ME IDER */
+#define        PCI_PRODUCT_INTEL_C620_ME_KT_S  0xa23d          /* C620 ME KT */
+#define        PCI_PRODUCT_INTEL_C620_ME_HCI_S_3       0xa23e          /* C620 ME HECI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_S_1  0xa242          /* C624 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_S_2  0xa243          /* C627 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_S_3  0xa244          /* C621 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_S_4  0xa245          /* C627 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_LPC_S_5  0xa246          /* C628 LPC or eSPI */
+#define        PCI_PRODUCT_INTEL_C620_SSATA_AHCI_S     0xa252          /* C620 sSATA AHCI */
+#define        PCI_PRODUCT_INTEL_C620_SSATA_RAID_S     0xa256          /* C620 sSATA 3rd Party RAID */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_16        0xa267          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_17        0xa268          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_18        0xa269          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_PCIE_S_19        0xa26a          /* C620 PCIe Root Port */
+#define        PCI_PRODUCT_INTEL_C620_MROM_S_0 0xa26c          /* C620 MROM */
+#define        PCI_PRODUCT_INTEL_C620_MROM_S_1 0xa26d          /* C620 MROM */
+#define        PCI_PRODUCT_INTEL_C620_HDA_S    0xa270          /* C620 HD Audio */
+#define        PCI_PRODUCT_INTEL_C620_IE_HECI_S_1      0xa278          /* C620 IE HECI */
+#define        PCI_PRODUCT_INTEL_C620_IE_HECI_S_2      0xa279          /* C620 IE HECI */
+#define        PCI_PRODUCT_INTEL_C620_IE_IDER_S        0xa27a          /* C620 IE IDER */
+#define        PCI_PRODUCT_INTEL_C620_IE_KT_S  0xa27b          /* C620 IE KT */
+#define        PCI_PRODUCT_INTEL_C620_IE_HECI_S_3      0xa27c          /* C620 IE HECI */
 #define        PCI_PRODUCT_INTEL_2HS_AHCI      0xa282          /* 200 Series SATA (AHCI) */
 #define        PCI_PRODUCT_INTEL_2HS_RAID      0xa286          /* 200 Series SATA (RAID) */
 #define        PCI_PRODUCT_INTEL_2HS_RAID_RST_OPTANE   0xa28e          /* 200 Series SATA (Acceleration with Optane) */
diff -r 86d4efb8da96 -r 07f789267c1a sys/dev/pci/pcidevs_data.h
--- a/sys/dev/pci/pcidevs_data.h        Thu Aug 23 05:18:45 2018 +0000
+++ b/sys/dev/pci/pcidevs_data.h        Thu Aug 23 05:19:11 2018 +0000
@@ -1,10 +1,10 @@
-/*     $NetBSD: pcidevs_data.h,v 1.1336 2018/07/30 06:00:31 msaitoh Exp $      */
+/*     $NetBSD: pcidevs_data.h,v 1.1337 2018/08/23 05:19:11 msaitoh Exp $      */
 
 /*
  * THIS FILE IS AUTOMATICALLY GENERATED.  DO NOT EDIT.
  *
  * generated from:
- *     NetBSD: pcidevs,v 1.1346 2018/07/30 05:59:57 msaitoh Exp
+ *     NetBSD: pcidevs,v 1.1347 2018/08/23 05:18:45 msaitoh Exp
  */
 
 /*
@@ -7385,25 +7385,25 @@
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_X722_A0_VF, 
            23294, 23299, 12931, 21003, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_THERM_SENS, 
-           19189, 23099, 0,
+           23302, 19189, 23099, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_NPX16, 
-           18359, 18917, 23302, 23309, 0,
+           23302, 18359, 18917, 23307, 23314, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_NPX8, 
-           18359, 18921, 23302, 23317, 0,
+           23302, 18359, 18921, 23307, 23322, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_VSWP_0, 
-           15015, 23324, 7990, 23331, 21265, 8544, 0,
+           23302, 15015, 23329, 7990, 23336, 21265, 8544, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_VSWP_1, 
-           15015, 23324, 7990, 23331, 21265, 8562, 0,
+           23302, 15015, 23329, 7990, 23336, 21265, 8562, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_VSWP_2, 
-           15015, 23324, 7990, 23331, 21265, 8565, 0,
+           23302, 15015, 23329, 7990, 23336, 21265, 8565, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_VSWP_3, 
-           15015, 23324, 7990, 23331, 12931, 23336, 0,
+           23302, 15015, 23329, 7990, 23336, 12931, 23341, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_VSWP_4, 
-           15015, 23324, 7990, 23331, 23341, 23348, 0,
+           23302, 15015, 23329, 7990, 23336, 23346, 23353, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_QAT, 
-           23356, 21265, 0,
+           23302, 21265, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_C620_QAT_VF, 
-           23356, 21265, 15015, 7962, 0,
+           23302, 21265, 15015, 7962, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_X722, 
            23294, 12931, 0,
            PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_X722_VF, 
@@ -7673,7 +7673,7 @@



Home | Main Index | Thread Index | Old Index