Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/external/bsd/drm2/dist/drm/i915 Use unsigned. Found by K...



details:   https://anonhg.NetBSD.org/src/rev/f5b916a7cfa0
branches:  trunk
changeset: 962547:f5b916a7cfa0
user:      msaitoh <msaitoh%NetBSD.org@localhost>
date:      Wed Jul 24 15:55:07 2019 +0000

description:
Use unsigned. Found by KUBSan.

diffstat:

 sys/external/bsd/drm2/dist/drm/i915/i915_reg.h     |  8 ++++----
 sys/external/bsd/drm2/dist/drm/i915/intel_atomic.c |  6 +++---
 2 files changed, 7 insertions(+), 7 deletions(-)

diffs (63 lines):

diff -r 2b0e48e53b72 -r f5b916a7cfa0 sys/external/bsd/drm2/dist/drm/i915/i915_reg.h
--- a/sys/external/bsd/drm2/dist/drm/i915/i915_reg.h    Wed Jul 24 15:06:21 2019 +0000
+++ b/sys/external/bsd/drm2/dist/drm/i915/i915_reg.h    Wed Jul 24 15:55:07 2019 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: i915_reg.h,v 1.6 2019/07/24 14:57:09 msaitoh Exp $     */
+/*     $NetBSD: i915_reg.h,v 1.7 2019/07/24 15:55:07 msaitoh Exp $     */
 
 /* Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
  * All Rights Reserved.
@@ -150,7 +150,7 @@
 #define GEN8_RING_PDP_LDW(ring, n)     ((ring)->mmio_base+0x270 + (n) * 8)
 
 #define GEN8_R_PWR_CLK_STATE           0x20C8
-#define   GEN8_RPCS_ENABLE             (1 << 31)
+#define   GEN8_RPCS_ENABLE             (1UL << 31)
 #define   GEN8_RPCS_S_CNT_ENABLE       (1 << 18)
 #define   GEN8_RPCS_S_CNT_SHIFT                15
 #define   GEN8_RPCS_S_CNT_MASK         (0x7 << GEN8_RPCS_S_CNT_SHIFT)
@@ -640,7 +640,7 @@
 };
 
 #define SKL_POWER_WELL_STATE(pw) (1 << ((pw) * 2))
-#define SKL_POWER_WELL_REQ(pw) (1 << (((pw) * 2) + 1))
+#define SKL_POWER_WELL_REQ(pw) (1U << (((pw) * 2) + 1))
 
 #define PUNIT_REG_PWRGT_CTRL                   0x60
 #define PUNIT_REG_PWRGT_STATUS                 0x61
@@ -7428,7 +7428,7 @@
 /* LCPLL_CTL */
 #define LCPLL1_CTL             0x46010
 #define LCPLL2_CTL             0x46014
-#define  LCPLL_PLL_ENABLE      (1<<31)
+#define  LCPLL_PLL_ENABLE      (1UL << 31)
 
 /* DPLL control1 */
 #define DPLL_CTRL1             0x6C058
diff -r 2b0e48e53b72 -r f5b916a7cfa0 sys/external/bsd/drm2/dist/drm/i915/intel_atomic.c
--- a/sys/external/bsd/drm2/dist/drm/i915/intel_atomic.c        Wed Jul 24 15:06:21 2019 +0000
+++ b/sys/external/bsd/drm2/dist/drm/i915/intel_atomic.c        Wed Jul 24 15:55:07 2019 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: intel_atomic.c,v 1.2 2018/08/27 04:58:24 riastradh Exp $       */
+/*     $NetBSD: intel_atomic.c,v 1.3 2019/07/24 15:55:07 msaitoh Exp $ */
 
 /*
  * Copyright © 2015 Intel Corporation
@@ -32,7 +32,7 @@
  */
 
 #include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: intel_atomic.c,v 1.2 2018/08/27 04:58:24 riastradh Exp $");
+__KERNEL_RCSID(0, "$NetBSD: intel_atomic.c,v 1.3 2019/07/24 15:55:07 msaitoh Exp $");
 
 #include <drm/drmP.h>
 #include <drm/drm_atomic.h>
@@ -175,7 +175,7 @@
                int idx;
 
                /* skip if scaler not required */
-               if (!(scaler_state->scaler_users & (1 << i)))
+               if (!(scaler_state->scaler_users & (1U << i)))
                        continue;
 
                if (i == SKL_CRTC_INDEX) {



Home | Main Index | Thread Index | Old Index