Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys Fix a typo in a comment



details:   https://anonhg.NetBSD.org/src/rev/7b40256eadd8
branches:  trunk
changeset: 450377:7b40256eadd8
user:      kamil <kamil%NetBSD.org@localhost>
date:      Thu Apr 11 11:23:51 2019 +0000

description:
Fix a typo in a comment

diffstat:

 sys/arch/riscv/include/locore.h |  4 ++--
 sys/dev/ic/mc6854reg.h          |  5 ++---
 2 files changed, 4 insertions(+), 5 deletions(-)

diffs (41 lines):

diff -r fe1dd210bf97 -r 7b40256eadd8 sys/arch/riscv/include/locore.h
--- a/sys/arch/riscv/include/locore.h   Thu Apr 11 11:20:46 2019 +0000
+++ b/sys/arch/riscv/include/locore.h   Thu Apr 11 11:23:51 2019 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: locore.h,v 1.3 2017/03/16 16:13:21 chs Exp $ */
+/* $NetBSD: locore.h,v 1.4 2019/04/11 11:23:51 kamil Exp $ */
 /*-
  * Copyright (c) 2014 The NetBSD Foundation, Inc.
  * All rights reserved.
@@ -77,7 +77,7 @@
 #define tf_t6          tf_reg[_X_T6]
 };
 
-// For COMPAT_NETBDS32 coredumps
+// For COMPAT_NETBSD32 coredumps
 struct trapframe32 {
        struct reg32 tf_regs;
        register32_t tf_badaddr;        
diff -r fe1dd210bf97 -r 7b40256eadd8 sys/dev/ic/mc6854reg.h
--- a/sys/dev/ic/mc6854reg.h    Thu Apr 11 11:20:46 2019 +0000
+++ b/sys/dev/ic/mc6854reg.h    Thu Apr 11 11:23:51 2019 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: mc6854reg.h,v 1.1 2001/09/10 23:41:49 bjh21 Exp $      */
+/*     $NetBSD: mc6854reg.h,v 1.2 2019/04/11 11:25:33 kamil Exp $      */
 
 /*
  * Ben Harris, 2001
@@ -23,7 +23,7 @@
 #define MC6854_SR2     1 /* Status Register #2 (R) */
 #define MC6854_RXFIFO  2 /* Receiver FIFO (R) */
 
-/* Control Regsiter #1 bits */
+/* Control Register #1 bits */
 #define MC6854_CR1_AC          0x01 /* Address Control */
 #define MC6854_CR1_RIE         0x02 /* Receiver Interrupt Enable */
 #define MC6854_CR1_TIE         0x04 /* Transmitter Interrupt Enable */
@@ -100,4 +100,3 @@
 #define MC6854_SR2_RDA         0x80 /* Receiver Data Available */
 
 #define MC6854_SR2_BITS "\20\1AP\2FV\3RX_IDLE\4RXABT\5ERR\6NDCD\7OVRN\10RDA"
-



Home | Main Index | Thread Index | Old Index